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Hardware-Software Integrated Silicon Photonic Systems 
David M. Calhoun 
Fabrication of integrated photonic devices and circuits in a CMOS-compatible 
process or foundry is the essence of the silicon photonic platform. Optical devices in this 
platform are enabled by the high index contrast between silicon and silicon on insulator. 
These devices offer potential benefits when integrated with existing and emerging high 
performance microelectronics. Integration of silicon photonics with small footprints and 
power-efficient and high-bandwidth operation has long been cited as a solution to 
existing issues in high performance interconnects for telecommunications and data 
communication. Stemming from this historic application in communications, new 
applications in sensing arrays, biochemistry, and even entertainment continue to grow. 
However, for many technologies to successfully adopt silicon photonics and reap the 
perceived benefits, the silicon photonic platform must extend toward development of a 
full ecosystem. Such extension includes implementation of low cost and robust 
electronic-photonic packaging techniques for all applications. In an ecosystem 
implemented with services ranging from device fabrication all the way to packaged 
products, ease-of-use and ease-of-deployment in systems that require many hardware and 
software components becomes possible. 
With the onset of the Internet of Things (IoT), nearly all technologies—sensors, 
compute, communication devices, etc.—persist in systems with some level of localized or 
distributed software interaction. These interactions often require a level of networked 
communications. For silicon photonics to penetrate technologies comprising IoT, it is 
advantageous to implement such devices in a hardware-software integrated way. 
Meaning, all functionalities and interactions related to the silicon photonic devices are 
 
 
well defined in terms of the physicality of the hardware. This hardware is then abstracted 
into various levels of software as needed in the system. The power of hardware-software 
integration allows many of the piece-wise demonstrated functionalities of silicon 
photonics to easily translate to commercial implementation.  
This work begins by briefly highlighting the challenges and solutions for 
transforming existing silicon photonic platforms to a full-fledged silicon photonic 
ecosystem. The highlighted solutions in development consist of tools for fabrication, 
testing, subsystem packaging, and system validation. Building off the knowledge of a 
silicon photonic ecosystem in development, this work continues by demonstrating 
various levels of hardware-software integration. These are primarily focused on silicon 
photonic interconnects.   
The first hardware-software integration-focused portion of this work explores silicon 
microring-based devices as a key building block for greater silicon photonic subsystems. 
The microring’s sensitivity to thermal fluctuations is identified not as a flaw, but as a tool 
for functionalization. A logical control system is implemented to mitigate thermal effects 
that would normally render a microring resonator inoperable. The mechanism to control 
the microring is extended and abstracted with software programmability to offer 
wavelength routing as a network primitive. This functionality, available through 
hardware-software integration, offers the possibility for ubiquitous deployment of such 
microring devices in future photonic interconnection networks. 
The second hardware-software integration-focused portion of this work explores 
dynamic silicon photonic switching devices and circuits. Specifically, interactions with 
and implications of high-speed data propagation and link layer control are demonstrated. 
The characteristics of photonic link setup include transients due to physical layer optical 
effects, latencies involved with initializing burst mode links, and optical link quality. The 
impacts on the functionalities and performance offered by photonic devices are explored. 
An optical network interface platform is devised using FPGAs to encapsulate hardware 
and software for controlling these characteristics using custom hardware description 
language, firmware, and software. A basic version of a silicon photonic network 
controller using FPGAs is used as a tool to demonstrate a highly scalable switch 
 
 
architecture using microring resonators. This architecture would not be possible without 
some semblance of this controller, combined with advanced electronic-photonic 
packaging. A more advanced deployment of the network interface platform is used to 
demonstrate a method for accelerating photonic links using out-of-band arbitration. A 
first demonstration of this platform is performed on a silicon photonic microring router 
network. A second demonstration is used to further explore the feasibility of full 
hardware-software integrated photonic device actuation, link layer control, and out-of-
band arbitration. The demonstration is performed on a complete silicon photonic network 
with both spatial switching and wavelength routing functionalities. 
The aforementioned hardware-software integration mechanisms are rigorously tested 
for data communications applications. Capabilities are shown for very reliable, low 
latency, and dynamic high-speed data delivery using silicon photonic devices. Applying 
these mechanisms to complete electronic-photonic packaged subsystems provides a 
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LIST OF FIGURES 
Figure 1.1: Growth in the number of data-intensive devices connected to the Internet 
(adapted from [2]).   
Figure 1.2: Silicon photonic PIC integration consisting of candidate internal 
functionalities and required external interfaces. A combination of active and passive 
silicon devices, electronic interfaces, and light coupling are required for insertion of this 
PIC in subsystems and applications. Adapted from [121].  
Figure 1.3: Silicon photonic integrated circuits, from individual functional devices, to 
integrated circuits consisting of several devices, to subsystem integration via innovative 
electronic-photonic packaging, to a subsystem on a functioning assembly, to potential 
SiPh PIC-enabled systems.  
Figure 1.4: Components fabricated in a silicon photonic platform including: (a) high-
index contrast silicon strip waveguide, 450nm width by 220nm height shown; (b) ring 
resonator in racetrack form with minimum 5µm bend radius shown; (c) arrayed 
waveguide grating with 8 channels and 200GHz channel spacing, shown with dimensions 
200µm by 150µm; (d) waveguide crossing realized with two etching depths that locally 
lower refractive index contrast; (e) grating coupler used to couple light from surface-
normal single mode fiber to on-chip strip waveguide. Images adapted from [122].  
Figure 1.5: A 25 Gb/s silicon photonics platform. Adapted from [22].  
Figure 1.6: Recent progression of silicon photonics technology, from fundamental 
discoveries and developments that led to demonstration of innovative devices, toward 
integration platforms, unique applications, and commercialization. 
Figure 1.7: WDM modulation scheme based on (a) MZM and (b) microring modulator 
structures. 
Figure 1.8: Photographs of SiPh microring filter array for demultiplexing (LEFT) and 
microring modulator array for transmission (RIGHT) for WDM optical communications. 




Approximate dimensional measurements are shown; optical IO facets (grating couplers) 
are not shown. 
Figure 1.9: Idealized representation of (a) on-chip silicon photonic transmission, 
switching/routing, and filtering and receiving components based on microring resonators; 
(b) individualized modules with full electronic-photonic packaging for WDM 
transmit/receive, and for WDM switching/routing. 
Figure 1.10: Idealized representation of a 2x2 MZI switch—with cross and thru 
transmission—according to Columbia University PhoenixSim physical layer simulations. 
The table presents optimal operation of bar and cross states. Adapted from [40]. 
Figure 1.11: (a) 2×2 microring switch in two different states. (b) Image of single 
microring 2×2 switch. (c) 4x4 multistage switch with Beneš topology utilizing only 6 
microrings. Adapted from [44]. 
Figure 1.12: Multiple layers of hardware-software integration of electronic-photonic 
subsystems, specifically catered to photonic interconnection networks. 
Figure 2.1: AIM Photonics scope, including service-development and technology-
development tasks corresponding to manufacturing readiness levels for integration of 
unique but existing and proven technologies toward low-volume manufacturing. The 
author contributed to packaging, assembly, and testing tasks that are reflected in various 
portions of this work. 
Figure 2.2: (a) Photographed devices including metallized electrical pads and optical 
grating couplers in various layouts. (b) Conceptualized approaches for standardizing 
layout of individual devices or circuits with common optical and electrical IO. (c) 
Electronic-photonic integration made possible by device layout standardization. (d) Pure 
optical, pure electronic, electrical-optical, and optical-electrical measurements comprise 
basic metrology and functional testing of silicon photonic both in post-fabrication 
wafers/chip die and packaged subassemblies. 
Figure 2.3: (a) Mock-up wirebonding layout of a 4-channel MZI-based modulator chip 
die; electronic packaged 4-channel MZI-based modulator on an 88-pin QFN chip carrier 




with gold wirebonds. (b) Mock-up wirebonding layout of a 1x8 microring resonator 
demultiplexer with integrated photodiodes chip die; electronic packaged 1x8 microring 
structure on an 88-pin QFN chip carrier with gold wirebonds. (c) Mock-up wirebonding 
layout of a 4x4 MZI-based crossbar switch chip die with a Benes configuration; 
electronic packaged 4x4 switch on an 88-pin QFN chip carrier with gold wirebonds. (d) 
A silicon photonic die wirebonded to a QFN electrical chip carrier with bonded grating 
fiber array. (e) Electronic-photonic package placed in a mechanical QFN chip socket 
soldered to a PCB. (f) QFN electronic-photonic package test vehicle PCB with SMA 
connectors and SMF FC/APC-terminated fibers ready for test. 
Figure 2.4: Silicon photonic (SiPh) hardware-software integration design, depicting 
interfaces between conventional electrical compute elements and software via APIs, as 
well as logical control in a co-processor and network interface implemented as firmware 
for optical network hardware. 
Figure 3.1: Simplified conceptualization of thermal gradients existing in a system with 
heat sources from (1) an electrical microprocessor uniformly radiating at worst-case 
150˚C [123], and (2) an optical CW source radiating at a maximum of 105˚C [124]; and 
heat conductors via (3) a ceramic substrate used for electrical packaging, (4) a silicon 
interposer used for optical-electronic packaging, and (5) a polymer PCB with copper 
traces. The affected silicon photonics (6) thereby experience various thermal fluctuations 
as these components generate and conduct heat at and below the maximum temperatures 
dictated here. 
Figure 3.2: Conceptualized optical interconnect with connectivity between compute 
nodes established using a dynamic optical router subsystem, supporting several optical 
wavelength-defined datapaths and electrical arbitration. 
Figure 3.3: Potential configurations for a 3-node, 3-wavelength dynamically-routed 
optical interconnect system. All-to-1 configurations show unique wavelength 
configurations where each node has equal connectivity. One-to-all configurations show 
unique configurations where all wavelengths are provisioned between only two nodes. 
Other configurations show various non-uniform provisioning between various node pairs. 




In the above configurations, the network can only support one instance of each 
wavelength for ease of illustration. 
Figure 3.4: Photograph of fabricated 4-channel mod-mux ring transmitters used as a 2-
channel WDM demultiplexer. Demultiplexing functionality is achieved by ignoring 
microring modulators and only utilizing microring add-drop filters. 
Figure 3.5: Diagram of an experimental setup used for hardware-software integrated 
control of a WDM microring demultiplexer. JTAG/UART connectivity to the FPGA 
mainboard not shown. 
Figure 3.6: Relative displacements of microring ambient resonances according to drop 
port response. Arrows indicate heating that controls the tuning direction of microring 
resonances toward available network wavelengths. Configurable states for each microring 
tuned to one of four possible network sub-channels is shown. 
Figure 3.7: (a) A small, low-speed (compared to data transmission speed) periodic 
dithering signal, when applied to the microring resonator, results in a small perturbation 
of microring’s resonance (shown for drop port response). (b) After detection and signal 
processing, this small dither allows reception of an anti-symmetric error signal, which 
contains features that correspond to the peak drop port response of the microring. This 
error signal varies in amplitude proportional to the received optical power on the drop 
port. (c) A control system employing this dither, combined with a ramp signal, can be 
used to observe a small portion of the dropped optical power via either on-chip or off-
chip photodiodes. A low-speed photodiode is used in ultimately recovering the error 
signal after signal processing. 
Figure 3.8: Schematic of an inside view of the FPGA-logic fabric, used to implement the 
feedback hardware components required for a closed-loop dithering-based control 
system. ADCs and DACs are used to close the loop electrically, with ADCs detecting 
signals from photodiodes and DACs actuating the microrings via integrated heaters. The 
testbed in this work employs daughter card PCBs, so the combined DAC/ADC hardware 
exists on a separate board from the FPGA mainboard. 




Figure 3.9: Measured error signals generated from detected optical modulation via 
dithering and corresponding measurements of combined electrical ramp and phase-
shifted dithering applied to two microrings (ramps are shown for ring 1 in blue and ring 2 
in red). Imperfect error signals are observed with a zero-crossing point at the tuning 
points for each microring to each available wavelength injected in the system. 
Figure 3.10: Simulation data showing an emulated FWHM of a single microring 
resonator, modulated using a dithering signal. A digital convolution of the optical drop 
port response—the resulting error-signal of interest—is shown as sub-optimal; however, 
simple digital processing on the signal offers a distinct zero-crossing. 
Figure 3.11: Eye diagrams of all wavelength-locked and routed configurations for two 
microrings and four possible tunable laser wavelengths. Colored symbols correspond to 
BER measurements shown in Fig. 3.12. 
Figure 3.12: BER measurements for all wavelength locked circuit configurations, 
indicating power penalties due to the implemented control scheme of less than 2dBm at 
various received optical power. Error-free operation is shown at a received power of -
17dBm. 
Figure 3.13: Diagram of wavelength profiles available on the 2-ring WDM wavelength 
router for four potential injected wavelength via fast tunable lasers. Wavelength 
profiles—in software-abstracted logic—encapsulate several parameters that are either 
known to the user or measured and stored for lookup during dynamic network operation. 
Figure 3.14: Diagram of wavelength profiles available on the 2-ring WDM wavelength 
router for four potential injected wavelength via fast tunable lasers. Wavelength 
profiles—in software-abstracted logic—encapsulate several parameters that are either 
known to the user or measured and stored for lookup during dynamic network operation. 
Figure 3.15: Tuning of microrings R1 and R2 simultaneously for (a) switching and 
locking between laser wavelength subchannels generated on CH1 and CH2 at λ1A 
(1553.529 nm) and λ2A (1556.742 nm); (b) switching and locking between λ1B (1554.351 
nm) and λ2B (1557.148 nm). 




Figure 3.16: (a) Tuning of microring R1 for dynamic locking to laser CH1 switching 
between subchannels λ1A (1553.529 nm) and λ1B (1554.351 nm). (b) Tuning of microring 
R1 for dynamic locking to laser CH2 switching between subchannels . λ2A (1556.742 nm) 
and λ2B (1557.148 nm). (c) Tuning of microring R2 for dynamic locking to laser CH1 
switching between subchannels λ1A (1553.529 nm) and λ1B (1554.351 nm). (d) Tuning of 
microring R2 for dynamic locking to laser CH2 switching between subchannels . λ2A 
(1556.742 nm) and λ2B (1557.148 nm). 
Figure 4.1: (a) Conventional hop-by-hop data communications for computing resources 
inside of a rack and between racks in a datacenter or HPC environment, with many data 
conversions required for end-to-end communication. (b) Disruptive insertion of SiPh 
devices for interconnects, enabled by photonics integrated on the same package as 
electronic compute and offering transparent optical connections and henceforth fewer 
data conversions. 
Figure 4.2: (a) Image of the 2×2 MZI, the waveguides are highlighted in red and the 
aluminum electrical contacts are on the left side. The device contains both thermal and P-
I-N control. (b) Microring-based demultiplexer device, with WDM input on the left and 4 
outputs plus through port waveguides on the right. Thermal tuning is accomplished using 
nickel-chromium heaters whose gold contact pads are shown near the top. 
Figure 4.3: (a) Optical circuit switching latencies detected using a high speed digital 
communications analyzer. The bottom waveform is the electrical driving signal, and the 
top waveform is the optical output of the switch. (b-c) Rise and fall times measured from 
10-90%, the fall time is slower because of free-carrier lifetime. 
Figure 4.4: Established optical circuits through the 2x2 MZI device with active switching 
for (a) λ1 on MZI output 1 and (b) λ2 on MZI output 2 simultaneously; (c) λ1 on MZI 
output 2 and (d) λ2 on MZI output 1 simultaneously. Clear and open eye diagrams depict 
high quality data propagation through the device. 
Figure 4.5: Control voltages for demultiplexer drop-port optical wavelength offsets. A set 
of wavelength shifts is labeled from 0.27 nm to 3.77 nm. (a) Control voltages simulated 




due to ideal thermal time constant limitation. (b) Experimentally achieved control 
voltages, on the order of 200 µs for wavelength offsets up to 3 nm. 
Figure 4.6: Time evolution of received optical power on a single wavelength channel, λ0, 
indicating transients related to (1) the start state of zero or minimal power on an inactive 
optical link path; (2) rise time related to switching devices with integrated diodes; (3) 
thermal stabilization period of an active control system; (4) transceiver synchronization 
period for a receiving unit to become data-locked to a transmitting unit; (5) the end state 
of an active optical link with optimal and stabilized received power. Time periods are not 
drawn to scale. 
Figure 4.7: (a) On-chip link design layout with all functional components highlighted, 
and fabricated chip with RF and DC electrical probing and fiber array coupled to vertical 
grating couplers (VGCs). (b) On-chip link measured spectral response for TX microrings 
R1 & R2 and RX microrings R3 & R4 with 0V applied (ambient) and 3V applied via 
integrated hearers. Operating wavelengths λ1 and λ2 at 1554.5 nm and 1560.6 nm 
marked in red and blue. 
Figure 4.8: Basic experimental setup for a SiPh WDM microring-based on-chip link, with 
static voltage control of integrated heaters, amplified 10-Gb/s data generation, and 10-
Gb/s data reception. Experimental connections are shown for both internal-to-the-chip 
TX/RX and external TX/RX for all modes of operation. 
Figure 4.9: Modes of operation for the SiPh OCL, including: WDM TX, where external 
CW laser wavelengths are injected and modulated by microrings, but not demultiplexed; 
WDM RX, where externally-modulated WDM wavelengths are demultiplexed by 
microrings and received by photodiodes; WDM OCL, where external CW laser 
wavelengths are injected and modulated by microrings, and then subsequently 
demultiplexed and received by photodiodes. Eye diagrams are depicted for each mode 
operating on two signals on λ1 (1554.5 nm) and λ2 (1560.5 nm). 
Figure 4.10: Schematic representation of input–output connectivity of silicon photonic 
microring switching architecture; (left) depiction of chip- scale integration of eight-
microrings multiplexers and demultiplexers to achieve connections between inputs, In, 




and outputs, Om (note that not all connections are shown for brevity); (right-bottom) 
indexed representation of all potential intermediate cross-connects between multiplexers 
and demultiplexers; (right-middle) implanted on-chip heaters consisting of highly doped 
regions connected with metallic conductors, inducing a shift in microring resonance 
proportional to applied power; (right-top) a microring between two waveguides acting as 
a switch of an input signal between the through and the drop ports. 
Figure 4.11: Calculated total power penalty versus switch radix for three variations of the 
proposed system, as well as other existing and comparable fully non-blocking 
architectures. The variations are: the entire architecture realized on a single silicon chip, 
the chip-to-chip architecture realized with carrier injection (CI) tuning, and the chip-to-
chip architecture with state of the art couplers (best couplers) as recently realized in [88]. 
The existing architectures are switch-and-select-tree [89], PILOSS (MZI) [125], Crossbar 
(5-microring) [126], and Crossbar (MZI) [127]. The power penalty includes losses from 
the couplers, switching elements, waveguide propagation losses, crossings and the power 
penalty due to crosstalk from the switching elements and waveguide crossings. The data 
is extrapolated based on the different on-chip device parameters as reported [126], and 
based on parameters reported by foundries (waveguide loss, MZI loss, crossings, 
couplers) and some best in class devices (couplers [88] and waveguide crossings [37]. 
Table 4.1: Switching architecture comparison due to layout of integrated devices on the 
optical path. 
 
Table 4.2: Summary of on-chip footprints of typical SiPh components. 
Figure 4.12: Estimation of the scaling of the required chip area for a single chip from the 
proposed architecture, for multiple IO mux/demuxes combined on one chip and other 
comparable fully non-blocking architectures considering the same area for the Crossbar 
and PILOSS switches with MZI switching elements. 
Figure 4.13: (a) Microscope image of one wirebonded PIC used in this work; (b) the 
transmission characteristic between the ingoing to outgoing port of the bus waveguides 
on the two chips. At the operating wavelength all microrings are off resonance. Tuning 




the voltage on the thermal heater of a microring (ring 2 in the example) shifts the 
resonance wavelength and changes the transmitted power to the drop port; (c) heating the 
microring shifts the resonance towards longer wavelength and correspondingly (d) 
cooling the microring (decreasing the applied voltage relative to some set initial value) 
shifts it to shorter wavelengths. 
Figure 4.14: Architectural evaluation scenario utilizing two PICs to emulate the PIC-
related insertion loss between the different in- and out-going ports combinations. (a) The 
ingoing-outgoing port configurations with the different colors representing different 
input-output ports connectivity; (b) the measured power of the signal at the outgoing 
ports of the first chip, after passing the full path through the switch i.e. at the outgoing pot 
of the second chip and the corresponding crosstalk power when the rings are tuned a half 
FSR away from resonance. Only one fiber in the cross-connect was coupled for each 
separate measurement. 
Figure 4.15: Experimental diagram, depicting electrical and optical connections and 
components used for emulated characterization of the full proposed switching 
architecture. Voltage supplies used to induce resonance shifts in microrings on the 
demultiplexer and multiplexer interfaces consisted of digital-to-analog converters 
controlled by a single FPGA to ensure switching synchronicity.  
Figure 4.16: (a) The measured BER of the signal without crosstalk and with 
progressively increasing from 1 to 6 the number of channels adding crosstalk power to 
the signal (b) The measured power penalty , extracted from the BER curves from (a) and 
the corresponding theoretical bound. (c) The BER curves for detuned from the resonance 
microring; the detuning results in lower signal power but the crosstalk power remains the 
same. 
Figure 4.17: Demux outgoing port 2 to mux ingoing port 7 switching characteristics with 
respect to red and blue resonance shifts of each microring on each PIC, respectively. (a) 
Demux microring 2 red shifted and mux microring 7 blue shifted of 0.84 and 0.58 nm, 
respectively. (b) Microring 2 red shift 1.32 nm and microring 7 blue shift 0.84 nm. (c) 
Microring 2 red shift 1.82 nm and microring 7 blue shift 1.14 nm. (d) Microring 2 red 




shift 2.34 nm and microring 7 blue shift 1.38 nm. (e) Microring 2 red shift 1.88 nm and 
microring 7 blue shift 1.64 nm. (f) Microring 2 red shift 3.42 nm and microring 7 blue 
shift 1.90 nm. (g) Microring 2 red shift 5.18 nm and microring 7 blue shift 2.54 nm. 
White lines labeled by rise (r) and fall (f ) indicate the electrical actuation signal whose 
associated rise and fall times were on the order of picoseconds, and could not be 
measured on the same timescale as the optical switching. 
Figure 4.18: Multipath FPGA-controlled switching on the microsecond scale showing 
switching between the paths established by demux microring 2 connected to mux 
microring 7, and by demux microring 2 connected to mux microring 7; (a) shows 
switching between two chip-to-chip paths when tuning microring resonances at distances 
corresponding to Figure 6a; (b) shows switching between two chip-to-chip paths when 
tuning microring resonances at distances corresponding to Figure 6g.  The path holding 
times are configured for 300 microseconds on 2 to 7 and 150 microseconds on 7 to 2 in 
both (a) and (b). 
Figure 4.19: System integration of electronic-photonic subsystems to assemble a scaled 
switching architecture using individual ubiquitous switch components. A fiber ribbon 
conceived to achieve the cross-connect behavior required in Fig. 4.10 is shown, and is 
achievable with state-of-the-art techniques using polymer substrate and/or laser-written 
waveguides [128], [129]. 
Figure 4.20: Optical network interface platform (ONIP) implemented in the logic fabric 
of a FPGA. It includes a combination of commodity IP and custom hardware description 
language (VHDL) for logical control, operations and basic processing. The platform also 
executes custom firmware that abstracts the hardware to software and provides higher 
layer processing between the hardware and external software messages received over 
peripheral connections. 
Figure 4.21: Flow diagrams for (a) for transmission (TX) of high-speed serial data and 
(b) receiving (RX) high-speed serial data using conventional serial-deserializer logic and 
clock and data recovery hardware. Logical operations in the TX-RX flow that require 
awareness of SiPh devices, if placed on the datapath, are highlighted. 




Figure 4.22: Frame synchronization between a TX and RX interface—including CDR 
initialization—performed using bit-slipping. Once normal CDR-related initialization is 
completed a frame word is continually serialized and transmitted, then received and de-
serialized to a parallel register. On reception, this parallel register at the same rate is 
circularly bit-shifted each clock cycle—the frame word repeats at this clock rate—until 
the correct frame word is received. 
Figure 4.23: Experimental setup for WDM 10-Gb/s data delivery on a statically 
configured SiPh network using manual voltage control of P-I-N actuators on the SiPh 
MZI 2x2 switch and integrated heaters on the WDM SiPh demultiplexer. 
Figure 4.24: Frame synchronization mechanism with parallelization of frame word 
checking. An N-bit RX de-serializer register is fanned out to N-1 bit-shifted versions, 
which are all simultaneously checked for the expected frame word (highlighted). 
Figure 4.25: In-band synchronization, including time-division multiplexed data payload 
and control messages for a “data follows control” synchronization scheme. 
Figure 4.26: Out-of-band synchronization, including data payload and control messages 
separated for a “data follows data” synchronization scheme. 
Figure 4.27: Centralized arbitration (C-ARB) logical architecture implemented on a 
centralized network hardware with generalized optical interfaces. 
Figure 4.28: Distributed arbitration (D-ARB) logical architecture implemented on a 
distributed network hardware with generalized optical interfaces. 
Figure 4.29: Experimental setup configured around an emulated 8x8 SiPh wavelength 
router network, containing a passive 8x1 wavelength multiplexer and active microring-
based SiPh 1x8 demultiplexer. 
Figure 4.30: Out-of-band arbitration timing diagram for commands/responses (solid line) 
and acknowledgments (dashed). 
Figure 4.31: Logical flow diagram for software program used to perform BER-measured 
operating points of microring resonators tuned incrementally via DAC voltages. Software 




logic is communicated to FPGA network interfaces with out-of-band arbitration, via a 
lightweight MAC-routed Ethernet protocol. 
Figure 4.32: Microring applied voltage sweeping versus BER characteristics enabled by 
out-of-band arbitration of (top) tuning TX channel 1, to all available microring RX paths 
[RX1, RX2, RX3, RX4], and (bottom) tuning TX channel 2, to all available microring 
receive paths, [RX1, RX2, RX3, RX4]. Superimposed iterations—where for two 
available paths, one microring’s voltage is swept several times using arbitration and the 
other is static—are shown for various switching cases, and median applied voltages for 
each iteration are depicted using dashed lines. 
Figure 4.33: (Top) Clear and open eye diagram measurements of persistent links on all 
configurations; (bottom) BER characteristic of all possible switching configurations 
transmitting ~1.25Tbits of data following active arbitration and synchronization—note: 
color pairings indicate concurrent switch states. 
Figure 4.34: Experimental setup configured around a 4x4 MZI-based broadband switch 
connected to a 1x8 microring demultiplexer to emulate a larger SiPh multi-layer network. 
Four optical network interface FPGAs subscribe to the network—two TX sources and 
two RX destinations—with one optical network interface controller FPGA, all of which 
are arbitrated over a lightweight MAC-routed Ethernet protocol. Voltage amplification is 
required to drive microring devices using FPGA-connected DACs; current amplification 
is required to drive MZI devices using FPGA-connected DACs. 
Figure 4.35: 4x4 MZI Benes switching characteristics according to P-I-N tuning voltage 
versus output power for inputs on input port 1 (I1) and input port 2 (I2) and all outputs 
(O1, O2, O3, O4). Optical paths through all six MZIs are shown with 2x2 switching 
emulated using inputs on I1 and I3 and outputs on O1 and O3. 
Figure 4.36: 1x8 microring routing characteristics of integrated heater tuning voltages 
versus output power for the first (R1) and seventh (R7) microring drop ports on the bus. 
Wavelength of interest used to achieve the two routing configurations shown are 
λ1=1548.51 nm and λ2=1551.72 nm. 




Figure 4.37: Received eye diagrams for all SiPh network configurations on MZI-switched 
spatial paths and microring-routed wavelength channels. 
Figure 4.38: Optical switching characteristics of a SiPh networking consisting of a MZI-
based switch and microring-based wavelength router; (a) switching performance of the 
MZI-based switch for an active switching period of 60ms measured on two outputs, with 
450ns rise time and 225ns fall time transient chaarcteristics; (b) switching performance of 
the combined MZI-based and microring-based devices, with 5ms of observable settling 
time due to EDFA transients; (c) 15µs of settling transient due to only reconfiguring the 
microring-based router and 450ns of only reconfiguring the MZI-based switch; (d) 
combined MZI and microring switching transients on the order of 20µs due to microring 
settling time and lack of synchronicity between programmable reconfiguration of the 
MZI and microring elements. 
Figure 4.39: Received errors across SiPh network configurations corresponding to the 
transmit and receive interfaces A-TX, B-TX, A-RX, and B-RX. Switching from a 
previously random network configuration and establishing a transceiver link on the 
current configuration achieve individual iterations. Errors are measured on two receivers 
each simultaneously receiving a demultiplexed wavelength channel (RX1 & RX2). 
Figure 4.40: BER characteristics of all possible switching configurations post-dynamic 
switching, with data transmitted at 10-Gb/s per channel varying from 100µs to 10ms of 
transmission time. 
Figure 4.41: Average synchronization time and arbitration time for all network 
configuration links. Standard deviations for these synchronization and arbitration times 
are shown for the iterations demonstrated in Fig. 4.39. 
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GLOSSARY 
ADC   Analog to Digital Converter 
AMP   Amplifier 
ASIC   Application Specific Integrated Circuit 
AWG   Arrayed Waveguide Grating 
BER   Bit Error Rate 
CDR   Clock and Data Recovery 
CMOS   Complementary Metal Oxide Semiconductor 
CW   Continuous Wave 
DAC   Digital to Analog Converter 
Demux   Demultiplexer 
FEC   Forward Error Correction 
EDFA   Erbium Doped Fiber Amplifier 
E-O   Electrical-to-Optical 
FPGA   Field Programmable Gate Array 
FSR   Free-Spectral Range 
Gb/s   Gigabit per second 
HDL   Hardware Description Language 
HPC   High Performance Computing 
IC   Integrated Circuit 
IO   Input/Output 
IP   Intellectual Property 
JTAG   Joint Test Action Group  





MEMS   Micro-electro-mechanical Systems (or Switches) 
MOD   Modulator 
MPW   Multi Project Wafer 
MRM   Microring Modulator 
Mux   Multiplexer 
MZI   Mach-Zehnder Interferometer 
MZM   Mach-Zehnder Modulator 
OCL   On-Chip Link 
O-E   Optical-to-Electrical 
ONIC   Optical Network Interface Card 
ONIP   Optical Network Interface Platform 
OOK   On-Off Keying 
PD   Photodiode 
PIC   Photonic Integrated Circuit 
PCS   Physical Coding Sub-layer 
PILOSS  Path Independent Insertion Loss 
PMA   Physical Medium Attachment 
PRBS   Pseudo Random Bit Sequence 
PSK   Phase-Shift Keying 
QAM   Quadrature Amplitude Modulation 
RTL   Register Transfer Level 
RX   Receive(r) 
SiPh (also SiP)  Silicon Photonics 
SOI   Silicon on Insulator 





TX   Transmit(ter) 
UART   Universal asynchronous receiver/transmitter 
UV   Ultraviolet 
VGC   Vertical Grating Coupler 
VLSI   Very-Large-Scale Integration 
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Chapter 1  
INTRODUCTION 
 Silicon Photonics Devices in Systems - Subsystem Rationale 1.1
The growing need for data sensing, processing, and communications is proportional to 
the increasing diversity of devices used for physical sensing, computation, and 
communication [1]. The Internet of Things (IoT) now drives a digital world where all 
technologies must communicate in some intelligent yet reliable and noninvasive way, 
with highly accessible and possibly software programmable interfaces. As is illustrated in 
Fig. 1.1, the growth of the number of data-intensive devices connected to the Internet is 
projected to reach 50 billion by 2020—over 6.5 times compared to the world population 
growth [2]. Growing technology markets where products are increasingly more 
connected to social media, data streaming, and cloud services drives this proliferation of 
devices. These markets include devices for smart wearables, smart automation in the 
home and in businesses, and flourishing markets for personal compute—smart phones, 
tablets, laptops, etc. Successful connectivity of so many devices is critical to the 
emergence of Industry 4.0: a concept that defines the needs of industrial automation to 
include smart products, smart production, and smart services. This concept is founded on 
a need for a high degree of interconnection, cognitive automation, and cloud-based 
information collection and applications [3]. The footprints of these interconnected 
devices, and how the technologies are physically controlled and monitored either as 
subsystems or in systems, are just as diverse as the applications themselves.  
Silicon photonics (SiPh), with their CMOS compatibility and small size, weight, area, 
and power consumption, offer benefits to and have the capabilities for beneficial insertion 






applications for data communications, as well as emerging applications for chemical and 
biological sensing, imaging and detection, and radio frequency (RF) and microwave 
technologies [5]–[9]. 
To accommodate these wildly differing technology areas, silicon photonic device and 
circuit design and fabrication must evolve to offer not only cost-effective solutions, but 
also a reliable ecosystem that enables commoditization. A key stressor of this ecosystem 
is the combination of robust integration methods with assembly and packaging for 
streamlined system insertion. Fig. 1.2 shows an example of various functions of SiPh 
devices to be integrated in a single photonic integrated circuit (PIC). Such a SiPh PIC is 
achieved through an amalgamation of passive and active photonic devices [10], with 
interfaces for external mechanisms to inject/detect light, provide light amplification, 
apply electrical modulation, and detect electrical signals. For such an amalgamation of 
SiPh to be functional for any of the aforementioned applications, its interfaces to external 
mechanisms must be mature. These mature interfaces allow streamlined integration with 
complementary technologies such as electronics, external material systems, and 
 
 







packaging techniques. The combination of mature SiPh devices, interfaces, and requisite 
external technologies for application is what comprises a silicon photonics ecosystem. 
Fig. 1.3 illustrates one possible evolution of SiPh technology from a device to a 
subsystem ready for system insertion. Along the way, this evolution takes functionalized 
devices grouped in a circuit, and enables those circuits for advanced and even emerging 
applications in systems through subsystem integration and subsystem assembly. SiPh 
device applications feed underlying technologies that comprise this aforementioned 
ecosystem, and emphasize the need for a widespread platform to easily develop solutions 
ranging from experimental prototypes to manufacturable products [11]. 
While well-defined libraries of devices, circuits, assemblies, and packages exist or are 
in development, the benefits offered by system-level integration of these components 
existing as subsystems requires further motivation. With such integration, the exact 
technologies existing in each “thing,” or subsystems therein should be a non-factor—i.e., 
well-defined hardware assemblies and software are commensurate of successful 
 
Figure 1.2: Silicon photonic PIC integration consisting of candidate internal functionalities 
and required external interfaces. A combination of active and passive silicon devices, 
electronic interfaces, and light coupling are required for insertion of this PIC in subsystems 






integration of subsystems. SiPh’s variety of existing and emerging applications is no 
exception. In fact, this thesis serves to postulate that for silicon photonics to be fully 
functionalized in current technologies, it is necessary for the comprising devices to be 
assembled in a subsystem fashion, toward a full system with cooperative control of all 




Figure 1.3: Silicon photonic integrated circuits, from individual functional devices, to 
integrated circuits consisting of several devices, to subsystem integration via innovative 







 Silicon Photonics Insertion 1.2
Silicon photonics as a platform is comprised of various well studied, core components 
including: low-loss waveguides [12], low-loss waveguide crossings [13], high-speed 
modulators [14], [15], arrayed waveguide-gratings [16], filtering structures [17], efficient 
high-speed photodetectors [18], [19], and efficient off-substrate optical input/output (IO) 
couplers [20], [21]. Fig. 1.4 depicts several of these components. Leveraging the high 
index contrast between silicon and SOI, the aforementioned components have been 
shown with much smaller footprints than their counterparts. Silicon usage compatible 
with CMOS fabrication has then lead to more conventional optical platforms for 
applications in data communications, as depicted in Fig. 1.5 [22]. For active devices, 
these smaller footprints directly translate to higher energy-efficiencies, which is
 
Figure 1.4: Components fabricated in a silicon photonic platform including: (a) high-index 
contrast silicon strip waveguide, 450nm width by 220nm height shown; (b) ring resonator in 
racetrack form with minimum 5µm bend radius shown; (c) arrayed waveguide grating with 8 
channels and 200GHz channel spacing, shown with dimensions 200µm by 150µm; (d) 
waveguide crossing realized with two etching depths that locally lower refractive index 
contrast; (e) grating coupler used to couple light from surface-normal single mode fiber to on-






 ever so important for constantly communicating and interconnecting subsystems 
employing these devices. 
 
Commercial manifestations of the silicon photonic platform, as depicted in Fig. 1.6, 
are a culmination of fundamental discoveries and innovation from over three decades of 
research. While only a sample of the total worldwide organizations pursuing silicon 
photonics are depicted in Fig. 1.6, many more exist. The most prevalent of these 
organizations operate in a highly vertically integrated manner, where their fabrication, 
integration, and packaging methodologies are often trade secrets. This is a key factor in 
why so many pursuits exist: the silicon photonic platform can be manifested in many 
ways. These manifestations include use of, or variations on pure monolithic integration, 
hybrid integration, and co-packaging solutions. Additionally, the majority of 
organizations pursuing silicon photonics are primarily focused on data communications 
and telecommunications, due to the prevalence of optical networks in long-haul, metro 
networks, data centers, and high performance computing [23]. 
To centralize these efforts and increase the possibility of mass insertion of silicon 
photonics in a variety of markets, silicon photonic platforms could simply replaced by a 
 






silicon photonic manufacturing ecosystem. Efforts in this regard exist domestically and 
abroad, but they have historically focused on core research and innovation rather than 
development. The state of integrated silicon photonics has not followed that of the 
microelectronic transistor, where the best transistor technologies dominated as the core 
building blocks for the development of CMOS and a wealth of integrated circuits leading 
to VLSI and beyond. Silicon photonics development still exists toward enhancing 
individual devices and finding applications for groups of devices (or circuits). Unified 
building blocks are ever-changing and ever-improving; of course, focused research and 
development efforts in this way do improve the ecosystem. However, they are for naught 
if the ecosystem is not easily accessible in terms of design, fabrication, integration, and 
packaging—all toward verified and deployable solutions for the intended technologies of 
interest.  
For a verifiable and deployable solution produced by a silicon photonic 
manufacturing ecosystem, it requires maturity of the underlying building blocks that are 
compatible with or exceeding the needs of any application area of interest. Silicon 
 
Figure 1.6: Recent progression of silicon photonics technology, from fundamental discoveries 
and developments that led to demonstration of innovative devices, toward integration 






photonics for optical interconnects are at-present the best representative candidate, and so 
it is the subject of the majority of the system integration work in this thesis. Many of the 
system integration practices taken here are, however, translatable for other application 
areas of interest. 
 Functional Photonic Building Blocks for Interconnects 1.3
Chip-scale optical interconnects that employ novel SiPh devices can potentially leapfrog 
the performance of traditional electronic-interconnected systems. Silicon photonic 
interconnect technology is particularly promising for delivering energy efficient system-
scale data movement with extreme bandwidth densities [24]. Simply maintaining the 
current electronic network architecture and implementing a wire-for-wire replacement of 
electronic to photonic interconnects will not realize the performance gains possible with 
optically interconnected systems. Transcending this gap requires innovative system 
architectures with intrinsically different organizations that can exploit the unique benefits 
of the potentially two order-of-magnitude increased bandwidth, along with other noted 
benefits like distance indifference and wavelength division multiplexing (WDM). The 
wavelength and spatial multiplexing properties of optics are beneficially translatable to 
executing critical bandwidth and communications-intensive connections between 
increasingly parallel computational resources. A key focus of this thesis is then to 
highlight the need for integration of the underlying silicon photonic technologies to make 
their building block functionalities more accessible. 
 End-to-End Silicon Photonic Connections 1.3.1
In communication applications, silicon photonic devices are organized in such a way as 
to create one or more photonic links. A single photonic link consists of a transmitter, a 
transmission medium, and a receiver to achieve an optically delivered data connection. 
The transmitter includes a laser and one or more modulators, while the receiver includes 






wavelength channels are exploited. The transmission medium can range from a single 
straight waveguide to a complex architecture consisting of many straight and bent 
waveguides, as well as waveguide crossings and active photonic switches and routers.  
Because silicon as a bulk semiconductor material has an indirect bandgap, sufficient 
lasing is not possible without the introduction of a phonon. Nevertheless, several 
important approaches to lasing on silicon have emerged in recent years, including silicon 
Raman lasers, hybrid III-V laser on silicon operating at room temperature, and hybrid 
silicon microring and microdisk lasers [25], [26].  
The most common methods for modulating light consist of Mach-Zehnder modulators 
(MZM) and microring modulators (MRM), and more recent developments include 
electro-absorption modulators (EAM) [27]. Modulation is typically based on the electro-
optic effect in silicon, with methods for carrier-injection and carrier-depletion of P-N or 
P-I-N junctions used for high-speed data modulation. Fig. 1.7(a) depicts individual 
wavelengths that are modulated by separate MZMs, and are subsequently combined to 
create a wavelength division multiplexed (WDM) channel. Fig. 1.7(b) shows cascaded 
ring resonators that are used to perform WDM modulation, where each ring individually 
modulates a wavelength channel on the WDM path. The latter type of modulation 
decreases the overall footprint of the silicon photonic architecture, but comes with its 
own set of unique challenges [28]. 
Both MZMs and MRMs have been shown to achieve more sophisticated modulation 
formats beyond simple on-off keying (OOK). Several methods for phase-shift-keying 
(PSK) and quadrature amplitude modulation (QAM) employing Mach-Zehnder or 
microrings are reported in [29]–[32]. The ability to operate silicon photonic links with 
various modulation formats—achieved using advanced photonic structures coupled to the 








Wavelength division multiplexing is often used to achieve higher aggregate data rates 
by superimposing several wavelength channels onto the same transmission path. WDM 
operation requires multiplexing and de-multiplexing devices to combine and separate 
wavelength channels, respectively. Such operation can be realized on-chip via an arrayed 
waveguide grating (AWG) or a cascaded interferometric architecture in the form of 
Mach-Zehnder interferometers (MZI) or microring resonators.   
Fig. 1.8 shows examples of 8-channel WDM microring devices: a modulator array 
with a footprint of ~1.92 mm2 and a demultiplexer (filter array) with a footprint of ~0.16 
mm2. These dimensions only consider the microring devices and 50 µm × 50 µm 
electrical pads only, but not optical IO facets. Similar structures have been investigated as 
capable of Tbps-bandwidth density for end-to-end microring links in less than 1.5 mm2 
total area [33]. As a modulator circuit, each MRM was demonstrated at 40-Gb/s, resulting 
in an aggregate data rate of 320-Gb/s. Maximal frequency response is achievable—with 
low voltage and ultra-low power consumption—by optimizing a depletion mode 
modulator with a vertical P-N junction structure instead of lateral or interleaved design 
[34]. As a WDM filtering circuit, each microring has been shown to support an 
approximate 3dB bandwidth of 87GHz as well as PAM-4 signaling [35]. Such a SiPh 
structure can be combined with hardware and software control methodologies and data 
delivery paradigms to achieve a hardware-software integrated subsystem for computing. 
 








Photodetectors have the functionality of converting signals from the optical domain to 
electrical domain, and have performance metrics characterized by these key parameters: 
such as responsivity, dark current and E/O bandwidth. Germanium can be grown on 
silicon in an epitaxial fashion, and has become the preferred light-absorbing material. 
Other structures such as defect-enhanced all-silicon photodiodes have also been 
demonstrated for in-waveguide photodetection [36].  
An idealized representation of a compact microring-based end-to-end silicon photonic 
interconnect—with all devices on a single die—is presented in Fig. 1.9(a). In reality, 
however, not all devices need be or are co-located on a single die, especially for a system 
requiring many physically separate optical transceivers connected to one or many optical 
switches. Such an implementation, in a subsystem fashion, would require robust 
electronic-photonic packaging to perform chip-to-chip communications as depicted in 
Fig. 1.9(b).  
 
Figure 1.8: Photographs of SiPh microring filter array for demultiplexing (LEFT) and 
microring modulator array for transmission (RIGHT) for WDM optical communications. 
Approximate dimensional measurements are shown; optical IO facets (grating couplers) are 







A complex SiPh architecture can involve one or more optical switches. Switching is a 
desirable function in a SIPh-enabled computing system because several devices may be 
connected to form a network, requiring more than simple point-to-point links. Switching 
in SiPh consists of either spatial or wavelength-selective (individual wavelength) routing. 
In SiPh spatial switching, the whole set of wavelength channels present in the waveguide 
are driven in a given direction. In wavelength selective routing, different sets of or 
individual wavelength channels can be routed to different directions. MEMS switches 
have been shown to achieve high radices and microsecond-scale switching times [37]. 
MZI and microring switches based on the electro-optic effect have been shown to offer 
nanosecond-scale switching [38].  
 
Figure 1.9: Idealized representation of (a) on-chip silicon photonic transmission, 
switching/routing, and filtering and receiving components based on microring resonators; (b) 
individualized modules with full electronic-photonic packaging for WDM transmit/receive, 






 Mach-Zehnder Interferometer and Microring Switches 1.3.2
In a Mach-Zehnder interferometer (MZI), the phase of light in the two arms is controlled 
either electro-optically or thermal-optically. Using either actuation mechanism, light can 
be switched to one of the output ports depending on whether constructive or destructive 
interference occurs. A simple MZI acts as a 2x2 switch [39]—with characteristics shown 
in Fig. 1.10—and switch fabrics with higher port-count can be implemented by 
interconnecting multiple 2×2 switch elements [40], [41].  
 
In contrast to a MZI switch, the microring switch is a type of wavelength selective 
switch. This selectivity means that only the signal at the wavelength corresponding to the 
microring resonance or lobes on its repeating free-spectral range (FSR) are switched. 
Previously proposed 2×2 microring switching elements were composed of two crossing 
waveguides with two coupled microrings [42]. In this design, each microring is 
responsible for switching data from one input port to the desired output port. From an 
 
Figure 1.10: Idealized representation of a 2x2 MZI switch—with cross and thru 
transmission—according to Columbia University PhoenixSim physical layer simulations. The 






architectural point of view, reducing the number of microrings in a switch matrix reduces 
the footprint, cost, and power consumption, as well as greatly simplifies the complexity 
of the associated control system of microring wavelength stabilization and locking [43].  
 
 In recent work, it was demonstrated that the 2×2 switching element (Fig. 1.11(a)) can 
be implemented with a single ring, thus reducing the number of microrings required for a 
given topology by half. As an example, to construct a 4×4 switch fabric with Beneš 
topology, 12 microrings are required using the conventional 2×2 switch. However, using 
a single microring as the basic 2×2 switching element, only 6 microrings are needed (Fig. 
1.11(c)). A compact, single-device silicon microring-based 2×2 switch, with the 
capability of switching data streams from two input ports simultaneously has been 
demonstrated in [44], verifying the single microring as a 2×2 switch. 
Multi-stage, multi-device switches are exemplary of silicon photonic subsystems for 
hardware-software integration. Combining individual device control—implemented as 
hardware logic—with software interfaces provides a path for network-centric silicon 
photonic hardware-software integrated subsystems.  
 
Figure 1.11: (a) 2×2 microring switch in two different states. (b) Image of single microring 
2×2 switch. (c) 4x4 multistage switch with Beneš topology utilizing only 6 microrings. 






 Hardware-Software and System Integration 1.4
Physical layer functionalities of silicon photonic devices, such as modulators and 
switches, are naturally extended using integrated hardware control, software control, and 
software management. Fig. 1.12 shows a basic abstraction of this hardware-software 
integration concept where a combination of software, logic and/or compute, electronics, 
and photonics can be integrated with various interfaces therein. The two main 
interactions are then: 1) physical interactions of the devices, such as a microring 
modulating or filtering/routing information propagating on a channel; 2) interactions of 
the data itself, such as source-dependent routing and adaptation of the photonic network 
to source-destination data requests [45]. Additionally, subsystem test, measurement, and 
validation of various applications employing SiPh are requisite of hardware-software 
integrated silicon photonics for systems. Beyond simply testing a SiPh device to 
understand its elementary characteristics or operation, a validation process operating as or 
emulating the target application of interest further pushes SiPh technologies for 
dissemination. With qualification as individualized subsystems, SiPh will propagate to 
not only optical networking and computing, but also sensing, imaging, detection, and 
other scenarios. Furthermore, combining chip fabrication with electrical and optical 
packaging, as well as with system-level operation principles, allows the achievement of 
ubiquitous optical subsystems enabled by advantageous insertion of hardware-software 
integration. 
Hardware-software integration is then explicitly defined as: a means through which 
hardware functionalities are co-designed and mutually encapsulated as individual 
subsystems, and whose functionalities are appropriately abstracted into software to 
achieve testing or subsystem/system-level operation. The hardware of interest in this 
work includes but it not limited to: physical layer optics such as modulators, filters, and 









 Challenges For System Integration 1.4.1
While significant research efforts have been made on the performance of individual 
components as a parametric feedback approach for optimization, system-level 
demonstrations of functional subsystems for their intended operation are lacking. In some 
cases, this means some device characteristics are overlooked during individual 
characterization that could impact subsystem operation in a full system. In other cases, 
breakthrough performance of an individual device could be insignificant when 
implemented as part of a full system. For example, the potential performance benefits 
offered by nanosecond-scale silicon photonic switching might be overshadowed by the 
performance of electrical link components—such as clock and data recovery and 
synchronization—that exhibit long setup times [46].  
 
Figure 1.12: Multiple layers of hardware-software integration of electronic-photonic 






 Device Performance Dependencies 1.4.2
Resonant silicon photonic devices exhibit performance dependencies to injected optical 
power level, data format, and data density. Considering these dependencies with regard to 
silicon photonic subsystems is critical in hardware-software integration. Beyond a certain 
power level, silicon waveguides are more susceptible to nonlinear phenomena such as 
two-photon absorption. Absorbed photons result in increased temperature, resulting in 
refractive index shift and subsequent alteration of the desired device properties [47], and 
potentially affecting system operation.  
As modulators, microrings are one of the first elements in the optical link, and the 
optical power (per wavelength channel) present at each modulator is of particular interest. 
To ensure appropriate optical power is available at the receiver after traversing all 
components in the optical link, the optical power at the modulator must be allocated 
appropriately while still avoiding nonlinear effects. Data quality when modulated using a 
MRM degrades gradually with increasing optical power, primarily due to resonance shift 
induced by two-photon absorption [48]. 
Long sequences of consecutive ones and zeros in the modulated data can engender 
thermal fluctuations, to which MRMs are sensitive [49]. Depletion mode microrings are 
shown to have minimal pattern dependence while injection mode microrings are more 
susceptible to modulation pattern.  
The density of data-carrying wavelengths in a WDM channel is important for both 
microring modulation and switching. As the density of WDM signals increases 
(equivalently, as the channel spacing is decreased), the resonant frequencies of 
neighboring rings begin to overlap. As a consequence, each wavelength is not only 
affected by its corresponding microring modulator, but also by spectrally adjacent 
modulators. This intermodulation crosstalk therefore limits the WDM channel spacing 
density, with current experimental results indicating nominal WDM channel spacings of 
100 GHz and 50 GHz for modulation at 10-Gb/s [28]. 
Well-defined control and abstraction of silicon photonic devices and circuits offers 






when considering the intended operation of these SiPh in subsystems and systems, and 
they can be leveraged expand on or take advantage of performance dependencies to 
achieve more complex operation. Hardware-software integration—in this form—then 
serves to not only mitigate some of these piecewise performance dependencies, but also 
to enable wider adoption of SiPh in systems due to functionalization of their unique 
properties such as wavelength routing and spatial multicasting in the optical domain [50]. 
 Scope Of Thesis 1.5
The work in this dissertation is first focused toward the implementation of an ecosystem 
that lends to testing and packaging solutions for manufacturable SiPh. The work is 
afterward focused toward testing and operating SiPh for targeted interconnect 
applications, demonstrating various levels of hardware-software integration. In particular, 
the author’s activities within the American Institute for Manufacturing Integrated 
Photonics (AIM Photonics) are highlighted, which motivates the need for electronic-
photonic packaging and testing. The chapters that follow then form a narrative that 
introduces and demonstrates the methods for which individual photonic devices are 
functionalized and hardware-software integrated for interconnects. Various subsystem 
and system demonstrations of hardware-software integration for SiPh interconnects will 
be discussed.  
Chapter 2 discusses the applicable roles of domestic manufacturing of integrated 
photonics pertaining to this thesis in the form of AIM Photonics. In particular, it will 
focus on how hardware-software integrate-able subsystems will emerge as the AIM 
Photonics ecosystem grows, especially with the onset of accessible electronic-photonic 
packages, of which the author has implemented one unique approach. Additionally, 
abstraction and integration methods enabling hardware-software integration of silicon 
photonic devices—particularly, the levels of electronic-photonic co-design and the role of 
field-programmable gate arrays (FPGAs) in subsystems and systems—will be discussed. 
Recognizing the complexity of an individual silicon photonic microring device, its 






sensitivities using hardware-software integration are discussed in Chapter 3. The ubiquity 
of microring resonators for silicon photonic interconnects is attributed to the device’s 
small footprint and wavelength-dependent resonant functionality, which can be leveraged 
for effective modulation, switching, and filtering techniques requisite of end-to-end 
optical links. Translating these functionalities into primitives further highlights the 
benefits of using microring-based architectures at the systems level. A scenario where 
microrings in a demultiplexer configuration are used to achieve arbitrary wavelength 
selection and routing through software abstraction is shown. This scenario leverages a 
dithering-based wavelength stabilization technique, with control parameters abstracted to 
software that is subsequently coined as wavelength profiles.  
Chapter 4 further recognizes the role of hardware-software integration beyond control 
of an individual photonic device as it pertains to co-operating a subsystem of photonics 
and electronics for burst mode interconnect operation. The characteristics of initializing 
an optical link—optical power transients, thermal transients, and link-layer 
requirements—are highlighted to motivate investigation into optical switching and 
hardware-software integration of integrated photonics with link layer control. A scalable 
optical switching architecture using ubiquitous microring subsystems is discussed and 
demonstrated. Hardware-software integrated burst mode link operation is explored as a 
subsystem co-operating in several switched interconnect implementations with out-of-
band arbitration of links. Order of magnitude or better performance improvement is 
demonstrated for initializing unidirectional photonic links—including both physical layer 




Chapter 2  
INTELLIGENT MANUFACTURING, INTEGRATION, AND 
ABSTRACTION OF SILICON PHOTONIC DEVICES 
This chapter focuses on the current state of silicon photonic manufacturing in the United 
States and abroad. It highlights the need for a silicon photonic platform to ascend to a 
silicon photonic ecosystem with rigorous design, test, and packaging aspects. The scope 
of the American Institute for Manufacturing Integrated Photonics is covered, especially 
as it pertains to the author’s contributions leading up to a prototypical electronic-photonic 
packaging platform. This platform was devised to motivate more generalized functional 
testing of silicon photonic devices. Additionally, groundwork is laid for the concept of 
hardware-software integration in terms of functional abstraction and control; toward 
hardware-software integration of silicon photonic interconnects. 
 Silicon Photonic Manufacturing Platforms and AIM Photonics 2.1
Leveraging the investments made in complementary metal-oxide-semiconductor (CMOS) 
fabrication, it is possible to build high-complexity systems in silicon that achieve close 
integration between electronics and photonics, at relatively low cost. In recent years, with 
a growing number of individual optical devices fabricated, efforts have shifted toward 
larger scale subsystems integration. Inspired by the fabless semiconductor model, 
industrial foundries (IMEC-ePIXfab, Singapore IME/A*Star, etc.) offer multi-project 
wafer (MPW) fabrication, permitting various users to simultaneously fabricate custom 
architectures. Foundries provide process design kits (PDK) that typically include a library 
of individual devices. Passive devices include low-loss waveguides, Y-junctions, wave-
guide crossings and grating couplers among others. Active devices may include high-
speed Mach-Zehnder modulators (MZM) and microring modulators, and Germanium 
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(Ge) photodetectors [51]. These devices are typically based on a Silicon-on-Insulator 
(SOI) wafer with 1-3 micrometer thick buried oxide layer for efficient optical mode 
confinement.  
For chip-scale interoperation, grating couplers and nanotaper waveguides are used for 
surface and edge coupling, respectively. Fabricated devices have shown good 
performance parameters in a 30 GHz photonic system platform [52], including channel 
waveguide of 0.4 dB/cm loss, waveguide crossings with 0.18 dB insertion loss, MZM 
and microring modulators with 40-Gb/s OOK data rate, and inductive peaking Ge 
photodetectors with 58 GHz receiver bandwidth. Electronic-photonic integration has been 
demonstrated at various levels, even all the way to full heterogeneity via a zero-exchange 
process [53]. 
Full and accessible system-level benefits for manufactured silicon photonics are yet-
to-be-seen for the aforementioned achievements made at the device and circuit level. Any 
semblance of system-level achievement is on a case-by-case basis, partly because 
foundry involvement in manufacturing stops once a device is fabricated on a wafer. 
Vertically integrated production efforts allow private companies like Infinera, Oclaro, 
Luxtera, and others to deploy system-level integrated photonics—for both silicon and III-
V—but the technologies behind those deployments are not fed back into the integrated 
photonics manufacturing ecosystem. The European photonic integrated circuit assembly 
and packaging line effort (PIXAPP) is now moving to remedy this issue by offering an 
open access manufacturing pilot line [54]. 
The United States government’s initiative to aggregate and consolidate domestic 
manufacturing efforts—the national network for manufacturing innovations (NNMI)—
has recently focused on integrated photonics manufacturing efforts, manifesting as the 
American Institute for Manufacturing Integrated Photonics (AIM Photonics). In its 
inception, AIM Photonics’ key prerogative is to provide a unified ecosystem for design, 
manufacture, test, assembly, and packaging of complex photonic integrated circuits. Fig. 
2.1 depicts the scope of the AIM Photonics initiative, with areas relevant to this thesis 
highlighted. For sustainability of such an institute over time, industry involvement is key; 
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however, continued innovation at the system-level will enable ubiquitous insertion of 
silicon photonics in today’s technologies. Furthermore, packaging and testing are key 
drivers for a reliable SiPh manufacturing ecosystem. Translatable methodologies for 
testing and packaging are explored in this chapter as an enabler for hardware-software 
integration of SiPh for systems.  
 
 Manufacturable Photonic Testing and Packaging  2.2
Photonic testing is required in a reliable photonic manufacturing ecosystem to ensure 
several key metrics: 1) the fabrication process has resulted in individual devices and 
 
Figure 2.1: AIM Photonics scope, including service-development and technology-
development tasks corresponding to manufacturing readiness levels for integration of unique 
but existing and proven technologies toward low-volume manufacturing. The author 
contributed to packaging, assembly, and testing tasks that are reflected in various portions of 
this work. 
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circuits that can perform according to basic physical principles; 2) any possible 
adulteration due to fabrication process variations can be compensated for with intelligent 
control; 3) photonic devices and circuits are operating at or within a small variation of the 
intended performance; 4) metrics (1-3) can be ensured together with fast availability of 
the manufactured product. Each of these effects plays a big part in validating photonic 
devices and circuits in a manufacturing ecosystem. Such validation is required to ensure 
the ecosystem can provide sustainable product yields, provide insurance to all 
contributors and users of the ecosystem, and provide a path to photonic toward adoption 
of integrated photonics in today’s systems.  
In a large-scale photonic manufacturing ecosystem, it is within reason to have a single 
fabricated wafer include a variety of different technology applications—such as those 
listed in Fig. 2.1. It is of paramount importance to identify sets of testing parameters—
required stimulus to the devices and circuits, and expected result of the stimulus—at 
various points in the fabrication process to ensure yield. Wafer acceptance testing is of 
course required inline to the fabrication process, and basic parameterization should be 
performed directly after fabrication. Both of these testing mechanisms cover 
requirements of the aforementioned metric (1), where the fabrication process is 
confirmed as working and fundamental physical operation is understood. Functional 
testing—in the context of silicon photonics—refers to testing a device or circuit beyond 
simple operational physics. Functional testing considers the applied stimulus and 
expected operation—with a controlled environment, defined controls and signaling, 
defined IO interfacing, and defined IO measurements—according to the intended usage 
application, rather than according to basic physical principles. In the context of fast 
availability of tested product, functional testing is a complicated problem that can be 
remedied with appropriate distribution of testing among fabricated wafers, diced and/or 
electronic-photonic packaged chip die, and full packaged assemblies.  
At wafer/chip die and packaged assembly levels, a variety of pure electrical, pure 
optical, electrical/optical and optical/electrical tests exist; however, to increase the speed 
of testing, it is important to prioritize which tests are required for each level. In this line 
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of thought, it has been asserted that a “standard test set”—the layout of electrical and 
optical IO—is required to speed up generalized functional test for devices and circuits. 
Depending on the size of the device/circuit to be tested, speedup is also possible with 
parallelized testing due to grouping devices under test (DUTs) in a single test set. This 
concept is depicted in Fig. 2.2(a,b). Grouping DUTs however is only sensible for test 
structures, or portions of finalized photonic devices/circuits intended to relay some 
information about the entire circuit. Additionally, it is only a solution for testing prior to 
final packaging (toward a final product). To maintain throughput of testing at the 
package-level, it is also necessary to devise standardized or semi-standardized packages 
and test vehicles that cater to the requirements/constraints of the DUTs. One such concept 
is shown in Fig. 2.2(c). Ultimately these requirements/constraints manifest in metrology, 
functional measurements, and finally system-level testing and operation according to 
optical, electrical, electrical/optical, and optical/electrical functionalities. 
The need for effective packaging techniques for interfacing to SiPh components both 
optically and electrically is a key component in the physical layer hardware realization 
process. This need precludes any system-level hardware-software integration. Photonic 
device packaging—both optical and electrical—contributes to the majority of overall 
system cost and complexity [55]. Optical packaging of photonic devices faces several 
challenges, the most prominent being micrometer-scale alignment tolerance due to the 
mode mismatch problem. In addition, a volume production packaging process must be 
passive and automated to address the cost issue [56].  
Electrical packaging and assembly can to benefit from existing microelectronic 
techniques [57], so long as these techniques are compatible with the constraints imposed 
by optical functionality. More advanced techniques follow in the footsteps of those used 
for the most prevalent microelectronics component such as multi-core processors, dense 
electronic memory, and graphics processors. These include wafer bonding, and 2.5D and 
3D chip-scale integration [58]. Existing optoelectronic packages often are realized by 
first performing electrical packaging of photonic die, followed by customized fiber 
alignment/attachment. Regardless of the final implementation, chip-scale packaging 
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techniques facilitate deployment of SiPh systems, and subsequently hardware-software 
integrated approaches, because photonic subsystems with essentially standard hardware 
interfaces can be achieved. 
A platform for a semi-standardized electronic-photonic prototypical package is 
achieved using standard electronic components and epoxy-based optical fiber arrays. 
Several different SiPh circuits are bonded to identical electrical chip carriers to achieve a 
standard electronic package, as depicted in Fig. 2.3(a-c). The QFN-style package with 88 
electrical surface-mount pins serve as a platform for electronic wirebonding all available 
electrical pads on a SiPh die, foregoing the need for micrometer-resolution probing. Each 
SiPh die is fiber-attached with a surface normal v-groove-defined fiber array bonded 
using UV-curable epoxy (Fig 2.3(d)). This class of package is designed with vertical 
 
Figure 2.2: (a) Photographed devices including metallized electrical pads and optical grating 
couplers in various layouts. (b) Conceptualized approaches for standardizing layout of 
individual devices or circuits with common optical and electrical IO. (c) Electronic-photonic 
integration made possible by device layout standardization. (d) Pure optical, pure electronic, 
electrical-optical, and optical-electrical measurements comprise basic metrology and 
functional testing of silicon photonic both in post-fabrication wafers/chip die and packaged 
subassemblies. 
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grating couplers as the target optical coupling mechanism, but could be adapted for edge 
couplers. When the final optical and electrical interfacing is established, the prototypical 
package is placed in a mechanical socket used to fan out all electrical connections on a 
printed circuit board (PCB). A generalized PCB-based test vehicle was created for use 
with any SiPh chip conforming to this package design, with ease insertion using the 
aforementioned socket, as shown in Fig. 2.3(e,f). This test vehicle can be used to connect 
to standard laboratory equipment, such as power supplies, signal sources, measurement 
tools, and even programmable logic devices. 
This packaging technique facilitated much of the hardware-software integration work 
comprising this thesis. It provides standardized optical and electrical interfaces for 
various types of laboratory testing and measurement focusing toward subsystems and 
systems integration. It has also provided a clear path in AIM Photonics (a direct 
contribution from the author) toward the need for a standard testing package—or suite of 
packages—for all key technology manufacturing application areas. In this way, the focus 
for subsystems and system testing could be transitioned to functional device abstraction, 
and defining the mechanisms and needs of hardware-software integration utilized here.  
 Functional Abstraction and Control 2.3
A manufacturing ecosystem identifies similarities among a variety of fabricated devices 
and circuits, and takes advantage of standardized or semi-standardized test sets and 
packaging methods to gain increased testing throughput or reliability for testing and 
production. Similarly, functional abstraction identifies similarities in terms of the actual 
operation of devices and circuits to provide a basis for deploy such devices and circuits in 
systems or subsystems. The purpose of functional abstraction is to provide procedural 
functions to establish and maintain operation of a set of devices or circuits. To achieve 
this, it is necessary to identify the tools available and their interactions in terms of 
hardware-software integration: hardware controllers, firmware, and software. These tools 
offer services to one another in a layered, hierarchical fashion: hardware controllers à 
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firmware à software. The ultimate goal of this layering is to use hardware controllers to 
best match the specialized operation of individual SiPh devices and circuits, and 
subsequently use firmware as a bridge between specialized hardware and universalized 
software.  
 Programmable Logic Devices 2.3.1
Connecting individualized SiPh components with real applications and evaluating the 
system performance remains a relatively untouched field. Individual SiPh device control, 
including thermal stabilization and link setup and connection maintenance, are required 
 
Figure 2.3: (a) Mock-up wirebonding layout of a 4-channel MZI-based modulator chip die; 
electronic packaged 4-channel MZI-based modulator on an 88-pin QFN chip carrier with gold 
wirebonds. (b) Mock-up wirebonding layout of a 1x8 microring resonator demultiplexer with 
integrated photodiodes chip die; electronic packaged 1x8 microring structure on an 88-pin 
QFN chip carrier with gold wirebonds. (c) Mock-up wirebonding layout of a 4x4 MZI-based 
crossbar switch chip die with a Benes configuration; electronic packaged 4x4 switch on an 88-
pin QFN chip carrier with gold wirebonds. (d) A silicon photonic die wirebonded to a QFN 
electrical chip carrier with bonded grating fiber array. (e) Electronic-photonic package placed 
in a mechanical QFN chip socket soldered to a PCB. (f) QFN electronic-photonic package test 
vehicle PCB with SMA connectors and SMF FC/APC-terminated fibers ready for test. 
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for system-level evaluation. Field-programmable gate arrays (FPGA) offer a 
programmable logic-based platform with the capability of implementing dynamic, high-
performance control requisite of several SiPh applications, such as interconnects for 
computing systems. The flexibility and performance of FPGAs for control allow for 
interfaces to specialized hardware, such as high-speed transceivers and digital-to-analog 
and analog-to-digital converters. Flexible interfaces to specialized hardware make a 
FPGA system a promising test vehicle for demonstrating SiPh in subsystems and 
systems. The functionality of FPGAs, with specifically implemented logic designs, can 
be optimized and fabricated as an application-specific integrated circuit (ASIC). This 
optimization offers reduced electronic device footprint and power consumption, as well 




Figure 2.4: Silicon photonic (SiPh) hardware-software integration design, depicting interfaces 
between conventional electrical compute elements and software via APIs, as well as logical 
control in a co-processor and network interface implemented as firmware for optical network 
hardware.  
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 Example: Abstraction for SiPh Interconnects 2.3.2
The overall architecture of a SiPh interconnected computing system consists of links with 
individualized SiPh subsystems to achieve various communication functionalities. An 
example of system-level abstractions for a chip-scale photonic computing network is 
depicted in Fig. 2.4, highlighting the insertion points for firmware-based logical control 
and software interfaces in both a node and on a network element. It should be noted that 
Fig. 2.4 does not suggest a particular network architecture or arbitration mechanism—
several focused subsystem implementations will be shown in Chapter 4. 
In the node, firmware-based logical control implements a co-processor specific to the 
abstracted silicon photonic network hardware. This co-processor serves as an interface 
between hardware and software, interpreting software commands received from an 
application program interface (API) that abstracts the hardware functionality to a 
software interface. The co-processor translates software to a form that is communicable 
with hardware, and may require reading and writing to local memory units, much in the 
same way that software translates to gate-level interactions in a CPU via an execution 
stack. A firmware-based network interface receives hardware-centric commands from the 
co-processor, primarily through the use of dynamic registers. The network interface 
serves as a hardware controller to the SiPh—monitoring and actuating the optics 
appropriately—and provides high-speed serialization and deserialization of data 
propagating within the node from the CPU or memory. Additionally, the network 
interface includes hardware to perform synchronization, as well as negotiate this 
synchronization with software through the co-processor. In the case of out-of-band 
synchronization, additional interconnects not shown in Fig. 2.4 may be required. 
Within the network element, the co-processor also serves as an interface and 
interpreter between hardware and software, with abstracted SiPh functionality available 
through an API. The firmware-based network interface provides monitoring and requisite 
control hardware for SiPh switching device(s), dynamically actuating and maintaining the 
state of the network element according to commands propagating from software. The 
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network interface also includes arbitration hardware, negotiating with software through 
the co-processor to establish and communicate the state of the network. It should be 
noted that in the case of a distributed arbitration architecture, the network element might 
be implemented within a node.  
By extension of controlling this system with both hardware and software, unique 
functionalities of the silicon photonic network are encapsulated and abstracted. These 
abstracted functionalities are herein described as “primitives”. These include network 
primitives such as reconfigurable and non-blocking end-to-end connections enabled by a 
SiPh spatial switch, multicast operations enabled by a circuit switch, and wavelength 
routing operations enabled by microring multiplexers and demultiplexers. So long as 
some unique functionality exists according to the SiPh architecture, and that functionality 
can be encapsulated using hardware-software integration, it fits within this definition of a 
primitive.  
It is both feasible and effective to implement a software execution stack together with 
programmable logic. As a standard approach in embedded systems, software can be used 
to describe underlying system hardware functionality. One such example is a control loop 
required to thermally stabilize a SiPh device. In this way, software can maintain control 
parameters and perform simple decisions based on changes in these parameters. Software 
can also be integrated to provide more sophisticated system functionality, where the 
states of several hardware subsystems are reported to software concurrently, and the 
software must perform some calculation/transformation to provide a decision based on 
the interaction of these parameters. Such software includes one or several interfaces for 
applications to make requests that either monitor or interact with the state of the 
underlying hardware.  
 Conclusion 2.4
Hardware-software integration provides several layers of interaction between SiPh and 
electrical computing devices. These range from abstracted control of individual devices 
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in a network to providing a computing application with knowledge of or influence over 
hardware. Such integration serves as a method to streamline the functionality of silicon 
photonic devices in a system. It offers benefits to inherently software-oriented 
applications such as multi-physics simulations, weather forecasting and climate 
modeling, brain and neural network modeling, exhaustive materials analysis, and various 
other applications lending to the Big Data paradigm [60].  
To achieve a fully-interconnected silicon photonic computing system, a combination 
of various subsystems must be able to communicate effectively. Each of these 
subsystems—modulators and multiplexers, switches, demultiplexers, filters, and 
receivers—requires interfaces between physical layer optics, electrical control hardware, 
and software to achieve integrated system operation. To understand this entire system of 
subsystems, the individual silicon photonic devices and architectures needed to build a 
silicon photonic computing system, and the device-oriented characteristics that must be 
controlled to ensure proper device operation have been explored under the hardware-
software integration paradigm. Additionally, the subsystem and system architectures for 
synchronization in actuating the physical layer link, negotiation between nodes, and data 






Chapter 3  
CLOSED-LOOP FPGA-ENABLED CONTROL SYSTEM FOR 
MICRORING TUNING AND WAVELENGTH ROUTING 
This chapter focuses on a subsystem testbed developed by the author used as a first 
demonstration for dynamic hardware-software integration and control. The object of 
interest for the testbed is a WDM SiPh microring circuit. The circuit herein is 
demonstrated with the ability to propagate multiple WDM data channels at 10-Gb/s per 
channel. The programmable control system is enabled by previous work in optical power 
monitoring and thermal dithering, and is motivated by the need for reliable and dynamic 
interconnects for computing systems. The programmability manifests in the form of 
firmware, with custom FPGA hardware executing pre-compiled software with limited 
real-time software interaction.  
 Device Control for Thermal Stabilization and Wavelength Routing 3.1
Most integrated optical devices exhibit some vulnerability to temperature changes, 
mainly due to the thermal sensitivity of materials’ refractive indices. Temperature 
variation can originate from the device itself (internal causes) and from its surroundings 
(external causes). In chip-scale electronic-photonic integration platforms, the shared 
environment—if left uncontrolled—poses a potential source of variation due to local 
temperature fluctuations. This variation stems from both electronic and optical sources, 
and from thermal conduction of various packaging and assembly mechanisms, as shown 
in Fig. 3.1. This worst-case scenario depicts an environment where heat sources only 
dissipate thermally via adjacent components and materials.  







The high thermo-optic coefficient of silicon, combined with the resonant functionality 
of many integrated photonic devices, causes a persistent susceptibility to temperature 
fluctuations that impact the local and global system performance. SiPh microring devices 
often exploit these temperature-dependent, wavelength-selective resonance effects to 
achieve some functionality. However, wavelength selectivity of microring resonators in 
the presence of temperature deviations greater than 1 K will cause unwanted red- and 
blue-shifting of the device resonance, rendering most silicon microring-based devices 
inoperable. This susceptibility of microring-based devices is not compatible with 
standard temperature fluctuations in the microelectronic environment, which can be an 
order of magnitude greater (~10 K) [61]. 
It is therefore important for a system employing integrated SiPh to account for, and 
subsequently counteract, thermal fluctuations. Such abilities guarantee the proper 
operation of individual devices, as well as the global system. Temperature variations are 
 
Figure 3.1: Simplified conceptualization of thermal gradients existing in a system with heat 
sources from (1) an electrical microprocessor uniformly radiating at worst-case 150˚C [123], 
and (2) an optical CW source radiating at a maximum of 105˚C [124]; and heat conductors via 
(3) a ceramic substrate used for electrical packaging, (4) a silicon interposer used for optical-
electronic packaging, and (5) a polymer PCB with copper traces. The affected silicon 
photonics (6) thereby experience various thermal fluctuations as these components generate 
and conduct heat at and below the maximum temperatures dictated here.  






typically counteracted by means of constant heating and cooling to achieve a stable 
operation point. In the context of integrated devices, thermo-electric coolers (TEC) are 
often applied to balance out the temperature; however, TEC sizes cannot be reduced to 
current standards in individual SiPh device and circuit sizes. Integrated resistive heaters 
can be used only to heat a single device or group of devices, and pseudo-cooling is 
achieved by interrupting this heating process to allow heat to dissipate through the silicon 
substrate when no other heating sources are present. Subsequently, a device whose local 
temperature is being controlled by an integrated heater is typically operated above the 
average temperature of the global system [62].  
In order for an integrated heater to effectively stabilize the temperature of a microring 
resonator it must be interfaced with control circuitry. The goal of the control circuitry is 
to dynamically counter-tune the integrated heater against thermal fluctuations in the 
ambient environment, and can be performed using feedback control [63]. This control 
circuitry serves an additional purpose of rectifying potential fabrication issues inherent to 
individual devices using the established relationship between temperature and resonance 
[64]. In addition to thermally stabilize the microring resonator, this control circuitry 
should be able to initialize microrings to operate from a larger system perspective by 
aligning relevant microring resonators with their corresponding laser wavelengths. This 
process is known as wavelength locking [65]. 
Temperature variations can be detected via direct measurements of the ambient 
environment using integrated thermistor measurements, similar to standard 
microelectronics approaches [66]. Another method is to monitor the input/output 
characteristics of a device or architecture according to absolute power level (in terms of 
amplitude) or absolute signal quality (in terms of successfully delivered bits), which also 
feeds into closed-loop control subsystems [67]. In both cases, measurements are 
translated to integrated heater control, by means of discrete analog electronics [68] or 
logic-based digital electronics [69], resulting in a closed-loop control subsystem. In the 
latter case, temperature measurements are sampled and quantized using analog to digital 






converters (ADC), heating requirements are calculated digitally, and heater voltages are 
generated by digital to analog converters (DAC). 
Dynamic wavelength-oriented operations can be achieved by taking advantage of 
integrated device characteristics and logical control in a SiPh multi-device architecture. 
With a standard hardware interface, this functionality is encapsulated to implement 
software programmability. This is particularly advantageous for dynamic networks 
required in computing applications. If the underlying physical functionalities of the 
network are completely encapsulated, then it is possible to consider any software-level 
network-intensive operations agnostic to the underlying network actuation methods. Fig. 
3.2 shows a high-level view of such a network, enabled by an integrated photonic 
wavelength router, where several optical datapaths traverse the router that connects 
multiple compute nodes. In this case, all nodes have the ability to steer optical bandwidth 
in three unique ways. The first method: 1) “all-to-one,” where all wavelengths are used to 
steer bandwidth from a single node to a second node. The second method: 2) “one-to-all,” 
where all wavelengths are shared equally to establish one-to-one connections between 
each node. The third method: 3) “one-to-two” (or “two-to-one”), where one node 
maintains double the optical connections—and subsequently double the communication 
bandwidth—with one neighboring node compared to all other nodes it has connections 
with. For each case, the optical datapaths and electrical arbitration signals must be 
 
Figure 3.2: Conceptualized optical interconnect with connectivity between compute nodes 
established using a dynamic optical router subsystem, supporting several optical wavelength-
defined datapaths and electrical arbitration. 






communicated simultaneously to perform data delivery. Each of these paths must be 
negotiated such that the nodes have some awareness of the available paths, so that no 
contentions occur for requested paths.  The exact interfaces for data communication in 
this scenario—arbitrating optical datapaths, link setup, and programmable data 
delivery—are explored further in Chapter 4. Fig. 3.3 shows the possible configurations 
for the conceptualized network, with various network configuration states. All of these 
states require the wavelength router is actuated to provide the desired connectivity. 
This simple 3-node wavelength-routed network conceptually poses the problem of 
many network configurations. The operating points of these configurations—actuation 
voltages for thermally tuning all microrings simultaneously—must be logically available 
and set every time a single configuration is requested. Furthermore, it is essential to 
provide wavelength locking and stabilization to maintain reliable network connectivity. 
In this way available optical power on the receiver path does not fluctuate due to external 
thermal fluctuations, possibly perturbing error-free data delivery.  
 Experimental Implementation  3.2
Automated techniques for controlling microring resonances include several degrees of 
freedom depending on the closed-loop intelligence. These include reference and 
threshold levels for feedback signal detection, control loop constants, and other elements 
[65]. The system described herein arranges these elements via a software-programmable 
interface. Reconfigurable wavelength locking and routing using a dithering-based closed-
loop control system is applied to the demultiplexer (demux) configuration of a WDM 
SiPh device fabricated in a mod-mux architecture. This device is shown in Fig. 3.4 with 
used and unused components in the PIC highlighted [70]. The add-drop microrings used 
for demultiplexing each are approximately 7.5µm in diameter, with a full-width-half-
magnitude (FWHM) of 100GHz and insertion loss of 0.8dB measured at the drop port.  








Figure 3.3: Potential configurations for a 3-node, 3-wavelength dynamically-routed optical 
interconnect system. All-to-1 configurations show unique wavelength configurations where 
each node has equal connectivity. One-to-all configurations show unique configurations where 
all wavelengths are provisioned between only two nodes. Other configurations show various 
non-uniform provisioning between various node pairs. In the above configurations, the 
network can only support one instance of each wavelength for ease of illustration. 







The programmable system allows optical circuits to be arbitrated at the software level 
via the WDM demultiplexer device. Fig. 3.5 shows the implemented experimental setup. 
A Stratix V GX FPGA development platform is used to initiate wavelength locking and 
routing algorithms using C-based firmware programming running on synthesized 
hardware description language (HDL). The FPGA controls four digital-to-analog (DAC) 
and four analog-to-digital (ADC) converters via a high-speed mezzanine connector 
(HSMC) daughter card interface. The DAC and ADC interfaces are capable of 125 MHz 
and 65 MHz sampling, respectively.  
To emulate a dynamically controlled network with more than just point-to-point 
connectivity, two primary operations occur: 1) actuating fast-tunable semiconductor 
lasers  (TL) to provide various WDM datapath sources, and 2) actuating microrings to 
provide various network destinations. Two DAC interfaces control the two TLs [71], 
[72], and ILX Lightwave laser diode controllers bias the gain and SOA sections of the 
TLs. The output wavelengths of the TLs are configured using discrete bias currents on 
one of the lasers’ grating sections. The lasers are temperature-controlled using a TEC on 
their own off-chip package. FPGA-based biasing generates two laser channels (CH1 and 
CH2) with two discrete sub-channels as shown in Fig. 3.6: 
 
Figure 3.4: Photograph of fabricated 4-channel mod-mux ring transmitters used as a 2-channel 
WDM demultiplexer. Demultiplexing functionality is achieved by ignoring microring 
modulators and only utilizing microring add-drop filters.  






1553.529 nm (CH1A), 1554.351 nm (CH1B), 1556.742 nm (CH2A), and 1557.148 nm 
(CH2B). At any single instant in time, the FPGA laser control produces two simultaneous 
and continuous-wave wavelengths: one sub-channel from each channel. The generated 
wavelengths are modulated with separate 10-Gb/s NRZ 231-1 pseudo-random-binary-
sequence (PRBS) data streams using commercial LiNbO3 modulators and separate pulse-
pattern generators (PPG). The data channels are combined using a 50:50 passive 
 
Figure 3.5: Diagram of an experimental setup used for hardware-software integrated control of 
a WDM microring demultiplexer. JTAG/UART connectivity to the FPGA mainboard not 
shown. 
 
Figure 3.6: Relative displacements of microring ambient resonances according to drop port 
response. Arrows indicate heating that controls the tuning direction of microring resonances 
toward available network wavelengths. Configurable states for each microring tuned to one of 
four possible network sub-channels is shown.  






combiner, and amplified and window-filtered before being injected into the demux device 
at 10 dBm per channel. Optical IO is achieved via a multicore grating fiber array bonded 
to the substrate. A coupling insertion loss of approximately 17dB was measured, 
necessitating additional amplification using erbium-doped fiber amplifiers (EDFAs) on 
each of the demultiplexed optical datapaths. 
 Implemented Feedback Path and Closed-Loop Control Logic 3.3
Optical power monitoring was performed by tapping a small amount of power on the 
received datapath of the wavelength-routed network. Passive 90:10 splitters tap 10% of 
the total demultiplexed power for wavelength routing and stabilization. The remaining 
90% of the power is amplified and evaluated for data integrity using eye diagrams and 
BER measurements. Two DAC and ADC interfaces are used to control dithering-based 
stabilization and routing to arbitrary rings in the demux architecture. The ADC interface 
monitors the low-power output paths via slow-speed (3dB-BW of 100kHz) photodiodes 
with internalized variable electrical gain circuits. The DAC interface controls integrated 
heaters on each microring device—n-doped slab waveguides covering 60% of the 
microring with contacts for electrical probes—to tune and lock the microrings to the 
specified wavelengths of interest. Thermal tuning efficiency of this heating structure is 
measured as 250pm/mW. 
The ambient resonances for microrings 1 and 2 (R1 & R2) are 1554.551 nm and 
1550.394 nm, respectively. The schematic in Fig. 3.6 shows that by heating each ring 
with its respective ramping signal, R1’s resonance approaches CH2 followed by CH1 
(via lapsing of the microring’s FSR), and R2’s resonance approaches CH1 followed by 
CH2. All of the possible configurations for subsequent microrings-to-subchannels are 
also shown. 
The control logic used to perform wavelength locking—originally implemented in 
[65]—applies a small periodic dithering signal to introduce a minor modulation in the 
optical signal when dropped through the tuned microring. The modulation can be 






observed only when the laser wavelength of interest sits on a point in the Lorentzian 
spectrum of the microring resonance and the optical signal is at a monitored power level 
within the sensitivity of the photodetector.  The observable power on the 10%-tapped 
feedback path, depending on coupling to the microring, could be well below -20dBm; 
however, these optical powers were received and electrically amplified with a variable 
gain circuit to exist in a maximum range of -1V to 1V. In this voltage range, the 
observable minor optical modulation becomes most prominent when the voltage ramp is 
near the general range of required applied voltage for which a single microring is tuned to 
its desired wavelength. The magnitude of the error signal, of course, depends on the 
insertion loss of the optical circuit—including optical IO facets—and the ultimately 
observed optical power. A general schematic of this approach is shown in Fig. 3.7.  
The dithering signal approach chosen for this work, combined with the voltage ramp, 
is a reliable and turn-key methodology that determines and stabilizes the appropriate 
actuation voltages for optimal wavelength tuning of any microring to any injected laser 
wavelength in the network of interest. The dithering modulated on the optical signal 
follows a frequency of fd with a phase differential of θ relative to the original applied 
dither. When detected and received electrically with a signal magnitude of Ms 
corresponding to the received optical power, the optical dithering-modulation mixed with 
a copy of the applied dithering signal results in a product according to the equation 3.1 
for frequency-combined and DC products: 
 M!cos f!t ⊗ cos f!t+ θ =
!
!
M! cos 2f!t+ θ + cos θ   (3.1) 
The combined frequency component of the product can be low-pass filtered, leaving 
only the sign of the DC component to represent the microring resonance relative to the 
laser wavelength of interest. The value Ms in this representation of the error-signal 
corresponds to the first derivative of the microring resonance’s Lorentzian spectrum—
meaning, the DC component offered by Mscos(θ) will exactly follow the slope of the 
Lorentzian spectrum and offer a zero-crossing at the spectrum’s peak value. The value Ms 
in practice also includes an indication of the actual received optical power through the 






microring. In a dynamic optical network, this value can fluctuate as various paths are 
configured and reconfigured. Luckily, the location of the zero-crossing of the anti-
symmetric error signal does not change with respect to the maximum through power, 
making this approach nearly immune to power fluctuations. 
The FPGA-implemented control signal—applied using one DAC per microring—
shifts an individual microring resonance by 10 nm per millisecond. It generates an anti-
symmetric error signal when mixed with a digitally synthesized 50-mVpp 100-kHz 
 
Figure 3.7: (a) A small, low-speed (compared to data transmission speed) periodic dithering 
signal, when applied to the microring resonator, results in a small perturbation of microring’s 
resonance (shown for drop port response). (b) After detection and signal processing, this small 
dither allows reception of an anti-symmetric error signal, which contains features that 
correspond to the peak drop port response of the microring. This error signal varies in 
amplitude proportional to the received optical power on the drop port. (c) A control system 
employing this dither, combined with a ramp signal, can be used to observe a small portion of 
the dropped optical power via either on-chip or off-chip photodiodes. A low-speed photodiode 
is used in ultimately recovering the error signal after signal processing. 






square wave following detection and processing on the feedback path, via one ADC per 
microring, as shown in Fig. 3.8. The hardware for the full feedback loop is synthesized 
on FPGA, and includes the square wave dither signal and ramp signal synthesizers. It also 
includes the partial-integral (PI) control with minimal means for signal detection and 
filtering as to reduce the combinatorial complexity of the logic. A simplified approach for  
digitally combining the detected optical signal and the phase-shifted dithering signal 
using convolution is also implemented in the FPGA. Additionally, a simplified approach 
for high-pass filtering the initial electrically detected optical modulation and low-pass 
filtering the combined error signal is implemented. The resulting error signal for each 
microring tuning to available wavelengths is shown in Fig 3.9; these error signals exhibit 
a return-to-zero effect because of imperfect, time-limited, digitally synthesized 
 
Figure 3.8: Schematic of an inside view of the FPGA-logic fabric, used to implement the 
feedback hardware components required for a closed-loop dithering-based control system. 
ADCs and DACs are used to close the loop electrically, with ADCs detecting signals from 
photodiodes and DACs actuating the microrings via integrated heaters. The testbed in this 
work employs daughter card PCBs, so the combined DAC/ADC hardware exists on a separate 
board from the FPGA mainboard. 






convolution and filtering. Fig. 3.9 shows R1 error signals for subsets of CH2B to CH1B 
and CH2A to CH1A, and R2 error signals for subsets of CH1B to CH2B and CH1A to 
CH2A, respectively. The remaining sequences, while possible, are not shown. 
 
The result of a simulation model for the implemented system is shown in Fig. 3.10. 
The simulation verifies the impact of digitally convolving a square-wave dithering signal 
offset in phase by π with a received signal carrying an optically modulated dither. The 
simulation uses a cosine pulse to emulate the FWHM of a microring. Its amplitude is 
modulated by a square-wave at 1% of the original pulse magnitude to emulate the full 
dithered microring transmission response. The emulated signal, convolved with a phased-
delayed square wave, exhibits an anti-symmetric error signal with the same time-varying 
 
Figure 3.9: Measured error signals generated from detected optical modulation via dithering 
and corresponding measurements of combined electrical ramp and phase-shifted dithering 
applied to two microrings (ramps are shown for ring 1 in blue and ring 2 in red). Imperfect 
error signals are observed with a zero-crossing point at the tuning points for each microring to 
each available wavelength injected in the system.  






behavior as the implemented system. This behavior is due to the discretized nature of the 
signals being convolved. To offer a solution to the unrefined nature of the error signal, 
thresholding and signal conditioning is shown that exaggerates and focuses to a single 
zero-crossing for the overall emulated error-signal, which is advantageous for detection 
and locking. 
 Control Abstraction and Verification 3.4
Even without perfect signal conditioning and filtering, the error signal in the 
implemented subsystem can be identified according to a threshold voltage—in this case, 
an absolute minimum. This minimum results in a simple feature indicating where the 
desired zero crossing occurs. Minimal detection logic of this feature is fed to an 
optimized proportional-integral (PI) controller, comprised of two unique parameters: kp, 
for tuning proportional to the instantaneous value of the received error signal; and ki, for 
tuning proportional to the integrated magnitude of the error signal over time. The PI 
controller also requires several other features to describe a set point for the voltage it is 
trying to converge on. This is essentially a good guess for the required voltage to tune 
any given microring. When optimized for minimal oscillation around the zero crossing of 
the error-signal, the PI controller guarantees that the applied voltage can tune to and 
dwell on the optimal control voltage for tuning a microring to a wavelength of interest. 
 
Figure 3.10: Simulation data showing an emulated FWHM of a single microring resonator, 
modulated using a dithering signal. A digital convolution of the optical drop port response—
the resulting error-signal of interest—is shown as sub-optimal; however, simple digital 
processing on the signal offers a distinct zero-crossing. 






An FPGA logic library of PI controller parameters and threshold voltages unique to each 
microring tuned to each available wavelength could then be maintained to leverage 
wavelength locking for dynamic network control. 
Collected results show the efficacy of wavelength locking both microring resonators 
to all possible configurations of injected laser wavelengths. Optical eye diagrams for 
persistent operation of all available configurations are shown in Fig. 3.11. These indicate 
minimal perturbation on the quality of the data as compared to a representative set of 
microring tuning without an active feedback loop for locking. Bit- 
error rate measurements, shown in Fig. 3.12, indicate a power penalty for locking no 
larger than 2dBm compared to manual tuning. This power penalty is consistent for 
various received optical power levels above and below the optical receiver’s target 
sensitivity of -20dBm. 
 
 
Figure 3.11: Eye diagrams of all wavelength-locked and routed configurations for two 
microrings and four possible tunable laser wavelengths. Colored symbols correspond to BER 
measurements shown in Fig. 3.12. 







 Wavelength Profiles and Network-Centric Integration Results 3.5
Recognizing the relationship between the features and parameters required for successful 
wavelength locking lead to the conception of wavelength profiles, as depicted in Fig. 
3.13. These profiles are determined via characterized measurements of all the required 
system characteristics. The profiles are accessed to set the tunable laser to a subset of two 
wavelengths of interest, and subsequently wavelength lock and route those two 
wavelengths through the two available microring-defined spatial paths in the system. The 
system parameters exposed to the user include the number of and absolute frequency of 
the wavelengths being used, and the spatial paths to route through the SiPh microring 
devices. The underlying parameters stored for lookup are leveraged using basic 
arbitration logic, which recognizes the sequential behavior of error signals for R1 and R2 
locking to sub-channel wavelengths CH1 and CH2. This behavior is shown in the 
microring heating periods in Fig. 3.9. The previous state of R1/R2 and CH1/CH2, 
combined with the sequential tuning behavior, are used to create voltage set timing and 
tuning offsets stored for lookup. An offset takes into account the interactions between 
individual devices when injecting WDM light, as well as multiple device heating and 
manufactured device characteristics. The arbitration logic abstracts away the physical 
 
Figure 3.12: BER measurements for all wavelength locked circuit configurations, indicating 
power penalties due to the implemented control scheme of less than 2dBm at various received 
optical power. Error-free operation is shown at a received power of -17dBm.  






subsystem components so that high-level programming is agnostic to the underlying 
mechanisms for dynamic wavelength locking and routing. An embedded processor 
implemented on the FPGA facilitates this abstraction, enabling a software-programmable 
interface for all configurable parameters based on compiled C code.  
The flowchart in Fig. 3.14 describes the algorithm used for arbitrating wavelength 
locking according to stored parameters and user parameters. The algorithm is enabled 
every time a set of user parameters are enacted in software via the get_profile()command. 
This command immediately issues the appropriate DAC control to tune the fast tunable 
lasers and load parameters for the PI controller, dithering detection threshold voltages, 
and offsets required for locking. The DAC control for the ramping and dithering signals 
is then issued, and if a threshold is detected, it is checked against the current 
 
Figure 3.13: Diagram of wavelength profiles available on the 2-ring WDM wavelength router 
for four potential injected wavelength via fast tunable lasers. Wavelength profiles—in 
software-abstracted logic—encapsulate several parameters that are either known to the user or 
measured and stored for lookup during dynamic network operation.  






wavelength profile. It is necessary to check against the wavelength profile because 
different microring tuning thresholds might be smaller than the threshold of interest. If 
this is the case, sequencing logic is checked versus the last known operating state to 
perform a final check of the validity of the evaluated threshold. If the thresholds are 
correct for both tuned rings, their PI controller logic blocks are activated and continue to 
be maintained so long as no new configurations are issued and locking is not lost. If the 
threshold is evaluated as incorrect, a check made for maximum possible applied 
 
Figure 3.14: Diagram of wavelength profiles available on the 2-ring WDM wavelength router 
for four potential injected wavelength via fast tunable lasers. Wavelength profiles—in 
software-abstracted logic—encapsulate several parameters that are either known to the user or 
measured and stored for lookup during dynamic network operation.  






voltage—if so, the DACs are set to zero. The algorithm proceeds with further tuning to 
detect the next dithering threshold. 
Leveraging the ability to load compiled C code containing various dynamically 
accessible configurations provides a platform for programmable wavelength routing in a 
network-centric integrated system. Arbitrary wavelength routing was achieved in 
software by monitoring status propagating up through a JTAG/UART port, indicating the 
current and possible network states. Commands are sent along this port using C code to 
activate various wavelength profiles successively, resulting in switching between network 
states as depicted in Fig. 3.15 and Fig. 3.16. 
Dynamic reconfiguration is achieved on the microsecond scale —locking was not lost 
on R1 while also locking to R2 and vice versa. This is evidenced by the circuit-sequenced 
data delivery shown in Figures 3.15 and 3.16. Parts (a) and (b) of Fig. 3.15 show 
simultaneous arbitrary wavelength routing between R1 and R2 during 2 millisecond 
intervals. After each interval, the system is reset and the programmed arbitration 
algorithm alternates the locking sequences for each microring. Parts (a)-(d) of Fig. 3.16
 
Figure 3.15: Tuning of microrings R1 and R2 simultaneously for (a) switching and locking 
between laser wavelength subchannels generated on CH1 and CH2 at λ1A (1553.529 nm) and 
λ2A (1556.742 nm); (b) switching and locking between λ1B (1554.351 nm) and λ2B (1557.148 
nm). 






 show individual microring locking of switched wavelengths according to TL switching: 
3.16(a) shows R1 alternating locking to CH1A and CH1B; 3.16(b) shows R1 alternating 
locking to CH2A and CH2B; 3.16(c) shows R2 alternating locking to CH1A and CH1B; 
3.16(d) shows alternating locking to CH2A and CH2B. The TLs are programmed to 
switch at the end of the routing intervals, and no significant effect on circuit quality is 
reflected in the results. It should be noted that amplitude overshoot is observed in 
sequenced circuits; it is attributed to EDFA transients in the amplified portion of the 
receiving datapath.   
It should be noted that the limiting factor here for dynamic network routing was the 
microsecond scale thermo-optic response of the silicon microrings.  
 
Figure 3.16: (a) Tuning of microring R1 for dynamic locking to laser CH1 switching between 
subchannels λ1A (1553.529 nm) and λ1B (1554.351 nm). (b) Tuning of microring R1 for 
dynamic locking to laser CH2 switching between subchannels . λ2A (1556.742 nm) and λ2B 
(1557.148 nm). (c) Tuning of microring R2 for dynamic locking to laser CH1 switching 
between subchannels λ1A (1553.529 nm) and λ1B (1554.351 nm). (d) Tuning of microring R2 
for dynamic locking to laser CH2 switching between subchannels . λ2A (1556.742 nm) and λ2B 
(1557.148 nm). 







This chapter presents original work on hardware-software integration of a closed-loop 
control subsystem for tuning microring resonators in a WDM demultiplexer 
configuration.  
The hardware-software integrated subsystem immediately manifests as a component 
with the ability for insertion in a larger networking system. The closed-loop control 
implementation, focusing on simultaneous thermal dithering of all microrings in the 
WDM demultiplexer, offers a temperature insensitive actuation mechanism to tune these 
microrings in a reliable and repeatable fashion. As a small radix optical circuit, 
dynamically tuning a demultiplexer in this fashion offers the capability for integration 
with highly commoditized transceivers, adding an additional functionality at the data link 
level. This is particularly interesting for WDM-enabled transceivers of the future, which 
will support over 100-Gb/s link bandwidth. Functionalized wavelength routing in this 
scenario is a must-have to achieve maximum utilization of all of the available channels 
comprising the >100-Gb/s link. 
The software abstraction achieved for closed-loop control leaves a software 
primitive—the wavelength profile—that is agnostic to the physical layer operation of the 
silicon photonic subsystem. The wavelength profile functionality enables the 
aforementioned dynamic wavelength routing, and is a scalable method for embedded 
control of silicon microring devices, especially with parallelizable and ubiquitous 
programmable hardware. While this scheme is not as fast as broadband spatial switching 
techniques [44], it adds an additional layer of network functionality via wavelength 
routing. This additional functionality can be used to extend traditionally broadband 
circuit-switching optical interconnection networks. Additionally, programmable 
functionality can also be applied to optimized ASIC implementations that reduce 
electrical component footprint and power consumption, while also retaining the same 





Chapter 4  
SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 
NEGOTIATION OF MULTIPLE SILICON PHOTONIC LINKS 
This chapter focuses on hardware-software integration of physical actuation of SiPh 
devices and link-layer control. An optical network interface platform is presented by the 
author, which includes original work on developing all components of the platform in 
FPGA: custom hardware-description language, custom firmware, and custom software. 
This platform is a vehicle for demonstrating orchestrated control of SiPh switching 
devices and links. Subsequently, it is used to understand and identify the key transients 
associated with initializing and synchronizing datapaths on SiPh interconnects in a 
reliable fashion. A scalable SiPh switching network enabled by microring resonators is 
explored to understand the complexity of large-scale PIC control and design. 
Additionally, an out-of-band arbitration mechanism is presented for controlling SiPh 
links, which offers the ability to accelerate data delivery on wavelength-routed and 
broadband spatially switched silicon photonic links. 
 Background: Toward Physical Layer Transparent Silicon Photonic Links 4.1
Moore’s and Dennard’s laws are in decline: augmenting the number of transistors per-
chip area and per-dollar, as well as operating power budgets, grows more difficult than 
ever. Consequently, restraints are emerging for integration of parallel compute resources 
for CPUs and GPUs on a single chip. To continue improving per-chip compute 
performances, most of the transistors—now with limited quantities due to area, cost, and 
power constraints—must be more readily allocated to compute logic [73]. Transistor 
budget for IOs is thereby restricted. Of paramount importance, then, is to develop low 
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footprint, low power, and wide bandwidth IOs, but also to optimize their utilization with 
flexible and dynamic network architectures.  
SiPh interconnect technology is a promising candidate for realizing the 
aforementioned IOs and integrating them on-chip [53]. SiPh based networking 
functionalities have also been demonstrated, either using wavelength dependent routing 
[74], or spatial switching [75]. However, while the principle of error-free SiPh based 
transmission to a reconfigurable destination has been demonstrated, it has not yet been 
truly exploited at the system level. This is mainly due to the complexity of configuring 
and arbitrating the various components involved in the resulting network.  
 Network Flattening Enabled by Silicon Photonics 4.1.1
In today’s data center and high performance computing architectures, various 
interconnects exist between communications resources at varying distances, with varying 
bandwidth and latency requirements [76], [77]. Each of these resource communications 
manifests as several hops in a network, and requires data conversions. Some of these 
conversions are already point-to-point E-O and O-E, as depicted in Fig. 4.1(a). Extreme 
parallelization of these resources then presents a prominent issue: many hops/data 
conversions have major consequences on energy consumption, motivating efficient 
utilization of these resources as well as a low power-consuming network footprint. SiPh 
offer the ability for compact, energy efficient IOs with distant-indifferent and WDM data 
propagation. These SiPh IOs can naturally extend to a versatile platform for connecting a 
large amount of parallel resources at varying distances with extreme electronic-photonic 
integration. Such integration includes SiPh devices as network interfaces directly to and 
from processing, memory, and electrical switching modules. SiPh network interfaces 
offer the potential for network flattening and highly functionalized bandwidth steering for 
optimal resource utilization [73] as depicted in Fig. 4.1(b). 
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 Circuit Reconfiguration and Burst Mode Connections 4.1.2
Considering SiPh for the aforementioned electronic-photonic integration, it is important 
to highlight the fact that random access buffering mechanisms still do not exist outside of 
electronics today. For aggregated links on the multi-Gb/s-scale, the distinct properties 
associated with dynamic switching of links enabled by SiPh must be accounted for. One 
advantage of a dynamic photonic link is that when a link is not utilized, no optical power 
need be transmitted. This offers a possible reduction in the overall interconnect 
consumption. However, this advantage has a drawback in that no data can be transmitted 
on that path to keep the link layer “alive,” ultimately forcing operation of these 
interconnects in a burst mode fashion.  
Burst mode transmission is defined as: a surge of data at high rate, transmitted over a 
short period of time. In the context of a networked computing system, burst transmission 
refers to the delivery of network data from source node to destination node that is 
 
Figure 4.1: (a) Conventional hop-by-hop data communications for computing resources inside 
of a rack and between racks in a datacenter or HPC environment, with many data conversions 
required for end-to-end communication. (b) Disruptive insertion of SiPh devices for 
interconnects, enabled by photonics integrated on the same package as electronic compute and 
offering transparent optical connections and henceforth fewer data conversions. 
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repeatedly interrupted at either regular or irregular intervals. Conventional protocols that 
employ burst mode transmission vary depending on the devices intended to 
communicate. The mechanisms for sending burst data using high-speed memory differ 
from those used to read/write a solid state drive (SSD) or peripherals on a PCI Express 
(PCIe) bus. Since the actual operation of burst mode transmission varies from one type of 
device to another, it is critical to understand that such transmission must be well defined 
for the application of interest. 
Burst mode data is required for the aforementioned SiPh interconnection systems 
because of its correlation with the behavior of optical links. This behavior exhibits 
connections that can be established to send dense, high-speed information with minimal 
distance-dependent loss for a given period of time the connection is active. Active 
connections—otherwise referred to as circuits—and their on/off behavior are of particular 
interest due to concerns of link efficiency [33]. This efficiency includes overhead of link 
control subsystems and link utilization, which can be optimized with intelligent 
hardware-software integration. 
 Transients for Link Initialization 4.1.3
SiPh device peculiarities impose penalties on optical link setup and maintenance. Chapter 
3 highlighted microring resonator devices’ susceptibility to temperature, which is 
problematic due to changing environmental temperatures and possible fabrication 
variation from device to device. A SiPh link including microrings and other temperature 
sensitive devices must then be capable of first initializing to suboptimal link power, and 
then locking and stabilizing to optimal link power. It is worth reiterating that most 
currently demonstrated control systems require optical power into the circuit to maintain 
stability. When the path is turned off, device temperature will no longer be stable and can 
require re-initialization, which motivates methods to selectively maintain active links 
[78]. 
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Exemplary results were collected for fast space switching and wavelength routing 
technologies. A 2×2 MZI was fabricated at Institute of Microelectronics (IME)/A*STAR, 
Singapore via the OpSIS MPW foundry service to demonstrate fast space switching. The 
2×2 MZI, depicted in Fig. 4.2(a), includes P-I-N diodes for fast switching via carrier 
depletion and integrated heaters for thermal biasing. The switch is capable of 20 dB 
cross-versus-bar port extinction ratio, and was previously demonstrated as a fast optical 
circuit switch with a thermal switching time of 2 µs [39]. Faster switching speed was 
demonstrated by actuating one P-I-N diode on a single arm of the MZI with a 12-ns 
period electrical square wave, as shown in Fig. 4.3.  The result shows 144 ps electrical 
rise time and 256 ps electrical fall time translating to an optical response of 1.0 ns rise 
time and 2.2 ns fall time. The extended fall-time optical response is wholly due to free-
 
 
Figure 4.2: (a) Image of the 2×2 MZI, the waveguides are highlighted in red and the 
aluminum electrical contacts are on the left side. The device contains both thermal and P-I-N 
control. (b) Microring-based demultiplexer device, with WDM input on the left and 4 outputs 
plus through port waveguides on the right. Thermal tuning is accomplished using nickel-
chromium heaters whose gold contact pads are shown near the top. 
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carrier lifetime of the diode junction on the optical waveguide. Figure 4.4 shows 
optically-switched data using this device, with efficacy of this switching mechanism 
indicated by clear and open eye diagrams.  
A 1×4 microring demultiplexer was fabricated at the Cornell Nanofabrication Facility 
on a standard SOI wafer to demonstrate wavelength routing via thermal tuning. The 
demultiplexer, shown in Fig. 4.2(b), includes localized heaters placed near each of the 
four microrings to tune them selectively. The average drop-port extinction ratio was 
measured as 15 dB, and a thermal time constant was measured as 4 µs. Fig. 4.5 shows the 
thermal tuning times for a single microring filter for a variety of wavelength offsets, for 
both time-constant-limited simulations and experimentally collected results. The 
temporal x-axis and data shown corresponds to locking time on the order of 200 µs for a 
large wavelength offset. This initialization time is added each time the device is not 
locked to its operation wavelengths and each time wavelength assignments change. For 
the temporal figures shown previously the thermal tuning is assumed to be complete and 
unchanged.  
Figure 4.3: (a) Optical circuit switching latencies detected using a high speed digital 
communications analyzer. The bottom waveform is the electrical driving signal, and the top 
waveform is the optical output of the switch. (b-c) Rise and fall times measured from 10-90%, 
the fall time is slower because of free-carrier lifetime. 
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Combining spatial switching and thermal control of devices comprise a device control 
time of tens to hundreds of microseconds, which is primarily limited by the thermal time 
constant of the heated device [64], [68]. Additionally, as shown in Chapter 3, active 
control systems duly increase the circuit setup latency because of the required time to 
reference control states, and actuate and stabilize the optical devices.  
 
 
Figure 4.4: Established optical circuits through the 2x2 MZI device with active switching for 
(a) λ1 on MZI output 1 and (b) λ2 on MZI output 2 simultaneously; (c) λ1 on MZI output 2 and 
(d) λ2 on MZI output 1 simultaneously. Clear and open eye diagrams depict high quality data 
propagation through the device. 
 
Figure 4.5: Control voltages for demultiplexer drop-port optical wavelength offsets. A set of 
wavelength shifts is labeled from 0.27 nm to 3.77 nm. (a) Control voltages simulated due to 
ideal thermal time constant limitation. (b) Experimentally achieved control voltages, on the 
order of 200 µs for wavelength offsets up to 3 nm.   
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Dynamic physical circuit paths used as connections call for some level of abstraction 
to allow higher layers of the system to understand and subsequently control underlying 
physical layer operation. These abstractions must then consider the potential transients 
posed by SiPh physical layer configuration, and initialization and re-initialization of 
electrical transceivers using the SiPh interconnects. The aforementioned control of 
transceivers and their time constants for setup are directly related to the clocking 
frequency and quality of the communication medium (susceptibility to errors). Fig. 4.6 
shows a conceptualization of the timescales of these transients. 
 
The transients related to optical switching have been reported in the state-of-the-art as 
less than 1 ns [44]. State-of-the-art thermal stabilization systems have been reported on 
the order of 1 µs [79]. FPGA-based transceiver synchronization has been reported as low 
as ~40 ns [80], with highly optimized ASIC approaches—including mixed signal—
projected to achieve transceiver framing with very few or single clock cycles [81]. 
 
Figure 4.6: Time evolution of received optical power on a single wavelength channel, λ0, 
indicating transients related to (1) the start state of zero or minimal power on an inactive 
optical link path; (2) rise time related to switching devices with integrated diodes; (3) thermal 
stabilization period of an active control system; (4) transceiver synchronization period for a 
receiving unit to become data-locked to a transmitting unit; (5) the end state of an active 
optical link with optimal and stabilized received power. Time periods are not drawn to scale. 
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 Demonstration: On-Chip Link for Ubiquitous Silicon Photonic Transceivers 4.2
A microring resonator-based on-chip link (OCL)—a candidate SiPh transceiver—that 
could operate in the speculated hierarchy of Fig. 1.9 was realized as a single circuit on 
chip, as depicted in Fig. 4.7(a). The SiPh circuit was fabricated using the Institute of 
Microelectronics (IME)/A*STAR, Singapore via the OpSIS multi-project-wafer foundry 
service. The circuit includes two microring modulators with low-speed photodiode taps 
for transmission, and two microring filters with drop ports connected to inductance-
peaking photoreceivers [82] for demultiplexing and receiving optically modulated data. 
Each microring—connected to a central bus waveguide with input and output vertical 
grating couplers—has a localized thermal tuning heater. The spectral characteristics of 
this circuit, shown in Fig. 4.7(b), highlight its dynamic operability. Transmit and receive 
microrings can be tuned with several applied voltages to either modulate/pass (TX) and 
demultiplex/pass (RX) injected wavelengths due to integrated heaters. The proposed 
modes of operation for this device then include transmitter-only, receiver-only, and full 
link configurations as shown in Fig. 4.9. These modes are enabled by the fact that each 
microring can be tuned and de-tuned from the injected operating wavelengths.  
The efficacy of this on-chip link in each operating mode/configuration is measured 
using the experimental setup shown in Fig. 4.8. High-speed electrical probes contact G-S 
microring modulator and G-S-G high-speed photoreceiver pads, and a wedge probe 
contacts low-speed thermal biasing pads. A 10-Gb/s data stream of 231-1 pseudorandom 
data is amplified and modulated onto the microrings at approximately 2Vpp, for optical 
modulation at λ1: 1554.5 nm and λ2: 1560.5 nm. Data streams for both externally 
modulated data and on-chip modulated data are received using the on-chip photoreceivers 
directly connected to a digital data communications analyzer. On-chip modulated streams 
are detected using an external passive demultiplexer and off-chip photoreceivers. A 
manually-tuned, multi-port voltage source controls the integrated heater for each 
microring.  
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Eye diagrams show the impingements on data quality for each mode of operation, 
corresponding to each mode in Fig 4.9. These simple measurements performed by 
operating the device without any hardware-software integration highlight the issues 
related to SiPh transmission using even a simple photonic circuit. Noticeable 
degradations are seen for each mode of operation, most of which are due to poor 
electrical signal integrity from probing high-speed electrical pads on chip, as well as poor 
optical coupling with per-facet insertion loss approaching 10 dB. 
 
Figure 4.7: (a) On-chip link design layout with all functional components highlighted, and 
fabricated chip with RF and DC electrical probing and fiber array coupled to vertical grating 
couplers (VGCs). (b) On-chip link measured spectral response for TX microrings R1 & R2 
and RX microrings R3 & R4 with 0V applied (ambient) and 3V applied via integrated hearers. 
Operating wavelengths λ1 and λ2 at 1554.5 nm and 1560.6 nm marked in red and blue. 
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These issues can be mitigated with more robust electronic-photonic packaging schemes 
to improve signal integrity and available optical power to the modulators and receivers. 
With these signal quality issues mitigated, more complicated interconnect operation can 
be explored, including dynamic routing and burst mode data communication.  
 Demonstration: Advanced Scalable Switching Architecture Enabled by 4.3
Electronic-Photonic Packaging 
SiPh interconnects offer the possibility of device compactness, low energy consumption, 
and bandwidth-dense communication for large port count spatial optical switches. These 
abilities facilitate flexible and energy efficient data movement in future data 
communications systems. To achieve widespread adoption, intimate integration with 
electronics must be possible, requiring switch design using standard microelectronic 
foundry processes and available devices. The feasibility of a switch fabric comprised of 
ubiquitous SiPh building blocks is demonstrated, opening the possibility to combine 
technologies and materials towards a new path for switch fabric design. Rather 
 
Figure 4.8: Basic experimental setup for a SiPh WDM microring-based on-chip link, with 
static voltage control of integrated heaters, amplified 10-Gb/s data generation, and 10-Gb/s 
data reception. Experimental connections are shown for both internal-to-the-chip TX/RX and 
external TX/RX for all modes of operation. 
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than focus on integrating all devices on a single silicon chip die to achieve large port 
count optical switching, this work is meant to shift the focus towards innovative 
packaging and integration schemes. In this work, 1×8 and 8×1 microring-based SiPh 
switch building blocks are demonstrated with software control. This control shows the 
feasibility of a full 8×8 architecture composed of SiPh building blocks. The proposed 
switch is fully non-blocking, has path-independent insertion loss, low crosstalk, and is 
straightforward to control.  
 
Figure 4.9: Modes of operation for the SiPh OCL, including: WDM TX, where external CW 
laser wavelengths are injected and modulated by microrings, but not demultiplexed; WDM 
RX, where externally-modulated WDM wavelengths are demultiplexed by microrings and 
received by photodiodes; WDM OCL, where external CW laser wavelengths are injected and 
modulated by microrings, and then subsequently demultiplexed and received by photodiodes. 
Eye diagrams are depicted for each mode operating on two signals on λ1 (1554.5 nm) and λ2 
(1560.5 nm). 
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 Switch Architecture 4.3.1
The proposed switch (Fig. 4.10) consists of multiple silicon PICs interconnected via off-
chip cross-connects. Each separate switch input interface is a PIC with a spatial 
demultiplexer (demux), and each output interface is realized as a PIC with a spatial 
multiplexer (mux). At each input interface, the optical signal is coupled with the demux 
PIC acting as a spatial 1-to-N switch. At each output interface, optical signals from 
multiple input interfaces are coupled with one mux PIC acting as a spatial N-to-1 switch. 
Both the demultiplexing and multiplexing functionalities can be realized with N 
microrings coupled with a bus waveguide, as shown in Fig. 4.10. The microrings act as 
the basic switching element directing an input signal to either the add or drop port [83]. 
One side of the bus waveguide is the ingoing port and the microrings’ drop ports are the 
chip’s outgoing ports. These microrings can be tuned with an applied voltage to couple 
light off of the bus waveguide to a drop port. Each microring’s drop port is an outgoing 
port of the demux chip, and is connected through an off-chip fiber to the ingoing ports of 
the output interface PIC. Signals are coupled onto the mux PIC via add port waveguides 
and microrings, and subsequently onto the bus waveguide of the mux and to the mux’s 
outgoing port. By coupling the signal from the input interface and guiding it to the output 
interface through optical fibers, the need for on-chip waveguide crossings is mitigated at 
the cost of chip-to-chip insertion loss. By introducing active switching elements on the 
output interface via a mux, this architecture aims to significantly reduce inherent 
architectural constraints of a cross-connect such as crosstalk and subsequent switch 
scalability. 
In this work, only single wavelength switching was considered. As the switch is fully 
non-blocking, contention can occur only when signals from two or more input ports have 
to be switched to the same output port. This can be solved by, for example, contention 
resolution schemes implemented in the control plane. It is worth noting that this 
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architecture is readily applicable to passive and active wavelength routing by tuning the 
rings to different wavelengths [74]. 
The ubiquity of such a microring-based architecture is underlined in the fact that the 
mux and demux PICs are one and the same, simply used by propagating light in opposite 
directions. 
To ensure that the insertion loss and crosstalk bounds are the same for each input–
output pair, the connectivity between the PICs is made such that the signal from any input 
port to any output port passes through exactly N+1 microrings in total. In other terms, the 
drop port at index i must always connect with the add port at index (N+1−i). The PILOSS 
connectivity is shown in Fig. 4.10: input demux 1 on outgoing port 1 is connected to 
 
Figure 4.10: Schematic representation of input–output connectivity of silicon photonic 
microring switching architecture; (left) depiction of chip- scale integration of eight-microrings 
multiplexers and demultiplexers to achieve connections between inputs, In, and outputs, Om 
(note that not all connections are shown for brevity); (right-bottom) indexed representation of 
all potential intermediate cross-connects between multiplexers and demultiplexers; (right-
middle) implanted on-chip heaters consisting of highly doped regions connected with metallic 
conductors, inducing a shift in microring resonance proportional to applied power; (right-top) 
a microring between two waveguides acting as a switch of an input signal between the through 
and the drop ports.  
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ingoing port 8 on output mux 8, and the signal traverses nine total microrings chip to 
chip. A possible methodology for the assignment of inputs n to outputs m is also shown 
in the bottom-right of Fig. 4.10. Although this is not the only method, it can be easily 
represented in a routing algorithm code implementation as a single and general 
mathematical function. 
 Architectural Evaluation 4.3.2
The microrings used in the implemented architecture are especially suitable because they 
do not require the same loss to spatially switch the signal from one path to another. 
Consider a microring between two waveguides (top-right inset in Fig. 4.10): in “bar” 
state, the input optical power Pin propagating along a waveguide will be transferred further 
along the same waveguide with some loss due to the coupled microring Pthrough= T Pin. In 
“cross” state, part of the power Pin will couple to the microring and then to the drop 
waveguide, Pdrop = D Pin. Each drop port provides a filtered version of the input signal 
according to the Lorentzian shape of the resonance. 
The through coefficient T when the microring is exactly tuned between two 




    and   𝐷 = (!!!
!)!!
(!!!!!)!
 . For these coefficients, 𝑎 = 𝑒!!"/! is the optical field 
loss of a microring with circumference L and optical power loss coefficient α. The 
coupling coefficient, t, indicates the portion of the incoming signal field on a waveguide, 
which continues to propagate further along after a microring [84]. The coefficient t 
depends on the geometry of the coupling region [85].  
The optical signal in the proposed architecture must be coupled into and out of two 
chips before being detected on a receiver. Subsequently, it must pass through a total of 
N+1 microrings: N-1 microrings in bar state and 2 microrings in cross state. Furthermore, 
it is guided in an on-chip waveguide, which exhibits a distance-dependent loss 𝑊!". 
Taking into account these losses on the optical path, the signal at the output port is given 
by: 
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 𝑃!"#$%&  = 𝑃!"𝐶!"!𝑊!" 𝐷!𝑇!!! (4.1) 
  
where 𝐶!" is the loss per coupler. The leaked power to any output port PX, is: 
 
P! = P!" C!"! W!" (K− 1)(1− T)!T!!! + (N− K)(1− T)!(1− D)T!!!   (4.2)  
 
where K can range from 1 to N-1 depending on the destination port of the particular 
input contributing to the crosstalk. For the case (1-D) <= T, the maximum total crosstalk 
power penalty [86] becomes:  
 
 PP!"#$% = −10Log(1− 2 P!,! P!"#$%&)!   (4.3a) 
  ≤ −10Log(1− 2 N− 1 1− T D) .   (4.3b) 
 
An upper bound of the total power penalty from the device is given by: 
 
 PPtotal = ILdB + PPXtalk.   (4.4) 
 
For the proposed switch architecture the insertion loss is given by ILdB= 
-10log(Psignal/Pin) [86]; Psignal is given with Eq (4.1) and the crosstalk power penalty is 
given with Eq. (4.3a). The loss through a single microring depends on the optical power 
loss, which is predefined by fabrication specifications such as the radius. Other 
specifications determine the number and position of the resonances and the distance 
between the microring resonator and the waveguide, which defines coupling. These can 
be set at device design time [87]. The coupling t is therefore a parameter easily optimized 
to attain lower power penalties. Note that here we have assumed microrings with 
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symmetric coupling. This assumption is not necessary and an asymmetric coupling region 
can be further explored in order to achieve lower power penalties. 
Using optimal coupling values according to state-of-the-art parameters—
CLdB=2.5dB, WGloss=1dB/cm and a=0.99—the total power penalty was calculated for the 
proposed architecture according to Eq. (4.4). Fig. 4.11 shows the expected increase in 
total power penalty according to increasing switch radix. Note that this penalty includes a 
required excess loss of 10dB: the sum of losses via four couplers, the waveguide 
propagation loss, the “drop” loss through two tuned microrings, the “through” loss for 
passing along N-1 detuned rings, and the crosstalk power penalty for N-1 interfering 
signals. All parameters included in this study are currently attainable through existing 
foundries. 
Fig. 4.11 also includes power penalty results for a selection of comparable silicon 
photonic switches proposed in the literature, along with the estimated power penalty for 
three variations of the proposed switch fabric in this work. The notable aspects of 
variation include: the entire architecture realized on a single silicon chip, the chip-to-chip 
architecture realized with carrier injection tuning, and the chip-to-chip architecture with 
state of the art couplers as recently realized in [88]. For all architectures, the total power 
penalty is calculated including insertion losses from fiber/chip couplers, waveguide 
propagation losses, switch element loss and crosstalk, and on-chip waveguides crossings 
and crosstalk.  
Fig. 4.11 clearly shows the scalability of the proposed switch design in terms of 
power penalty. Particularly, the design’s high port isolation results in overall low 
expected power penalty and a slow increase proportional to the switch radix. By avoiding 
on-chip crossings and optimizing the mode coupling, this switch architecture offers 
reduced crosstalk due to off-chip cross-connects, making it highly scalable. However, 
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additional interface coupling losses are incurred. Other architectures that do not incur this 
extra coupling loss suffer from higher crosstalk due to the number of successive 
switching elements and waveguide crossings in a given path. In the case of the switch-
and-select-tree topology, a high number of waveguide crossings scales on the worst case 
path with (N-1)2 (see Table 4.1). The loss and crosstalk of on-chip waveguide crossings 
can be significantly improved from the current available foundries values (0.3dB and 
approximately -40dB, respectively). Values of 0.011dB loss and approximately -70dB 
crosstalk have been reported [37]. These best-case values were used to calculate the 
 
Figure 4.11: Calculated total power penalty versus switch radix for three variations of the 
proposed system, as well as other existing and comparable fully non-blocking architectures. 
The variations are: the entire architecture realized on a single silicon chip, the chip-to-chip 
architecture realized with carrier injection (CI) tuning, and the chip-to-chip architecture with 
state of the art couplers (best couplers) as recently realized in [88]. The existing architectures 
are switch-and-select-tree [89], PILOSS (MZI) [125], Crossbar (5-microring) [126], and 
Crossbar (MZI) [127]. The power penalty includes losses from the couplers, switching 
elements, waveguide propagation losses, crossings and the power penalty due to crosstalk 
from the switching elements and waveguide crossings. The data is extrapolated based on the 
different on-chip device parameters as reported [126], and based on parameters reported by 
foundries (waveguide loss, MZI loss, crossings, couplers) and some best in class devices 
(couplers [88] and waveguide crossings [37]. 
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power penalty for a variation of the proposed switch architecture using all on-chip 
waveguides similar to the switch-and-select-tree [89]. Scaling past a radix of 20, we 
observe that the loss from the extra two off-chip couplers becomes less than the excess 
loss from the large number of waveguide crossings required for one chip implementation.  
 
Power penalty scaling for another variation of the proposed architecture (Fig. 4.11), 
where carrier injection via P-I-N junctions is used to realize the resonant shift, indicates 
increased losses in the ring with the required increasing carrier concentration to change 
the effective index. This increases not only the overall loss but also the crosstalk, which 
yields higher overall power penalty for this type of switch. Such an approach does 
decrease the required time for switching according to reported speed for electro-optically 
actuation—specifically, carrier injection–microring modulators [90]. The inherent trade-
off of the switch architecture in terms of power penalty versus switching time is apparent. 
To further qualify this, we have studied switching times realized with thermally 
controlled rings, shown in the next section.  
The most significant contribution to the total power penalty is from the optical off-
chip couplers, which continue to be a focus for improvement in the foreseeable future. 
We show the expected power penalty for the proposed architecture with each coupler 
incurring 1.5dB loss, which was reported in [88]. These results highlight the advantage of 
the proposed architecture in terms of scalability and will motivate further research into 
large-scale 1D and 2D fiber arrays.  
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As resonant devices, microrings act as filters and subsequently affect modulated data 
signals [91]. A single microring will incur extra power penalty of approximately 1dB for 
a 10Gb/s NRZ signal, and approximately 1.4 dB for a 40-Gb/s NRZ signal.  Even though 
microrings can switch multi-wavelength signals simultaneously, all wavelengths must be 
aligned with repeating resonances in the microring’s FSR, which is in practice 
impractical. To switch a wavelength-division-multiplexed signal, the different 
wavelengths will have to be first filtered out and each has to be switched separately. A 
filter bank will incur extra power penalty [92], which has to be accounted for in such 
multi-wavelength systems.  
Scaling to higher port counts requires additional switching elements and therefore a 
larger footprint. The footprint of a microring is smaller than the one of an MZI switch, 
which makes switch fabrics with microrings generally more scalable in area. In 
calculating the required chip area the passive and active photonic device footprint has to 
be considered, combined with electrical controls for the latter in the form of either total 
number of electrical pads or through-silicon-vias [93], or in-plane electronics components 
[53]. A rough estimation of the required chip area is given according to Table 4.2 and 
Fig. 4.12. Limitations from standard single chip switch designs are shown for scalability 
not only in terms of power penalty, but also footprint area. This highlights the 
straightforward challenges in terms of PIC layout and packaging of the proposed design. 
 
 
Table 4.2: Summary of on-chip footprints of typical SiPh components. 
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To demonstrate the feasibility of the proposed architecture, we use two 8-channel PICs 
packaged with electrical wirebonding and epoxy-bonded fiber arrays to grating couplers 
(see Chapter 2). A signal optically switched through the proposed switch architecture 
traverses two PICs—at the input and output (IO) interfaces—and is completely 
unaffected by the state of the microrings on PICs of other IO interfaces. The specific 
PICs used in this work are fabricated at the Institute of Microelectronics (IME)/A*STAR, 
Singapore via an OpSIS MPW run. Each 8-channel mux/demux consists of eight silicon 
microring resonators, side-coupled to a bus waveguide and each coupled to an individual 
drop-port waveguide. The transmission characteristic at the through ports of the bus 
 
Figure 4.12: Estimation of the scaling of the required chip area for a single chip from the 
proposed architecture, for multiple IO mux/demuxes combined on one chip and other 
comparable fully non-blocking architectures considering the same area for the Crossbar and 
PILOSS switches with MZI switching elements. 
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waveguides of the two chips is shown in Fig. 4.13(b). Without any tuning, the ambient 
resonances of the eight microrings have different frequencies, so the operating 
wavelength should be such that all ambient microring resonances do not interfere. The 
free spectral range (FSR) of a microring is approximately 13.2 nm. An integrated heater 
 
Figure 4.13: (a) Microscope image of one wirebonded PIC used in this work; (b) the 
transmission characteristic between the ingoing to outgoing port of the bus waveguides on the 
two chips. At the operating wavelength all microrings are off resonance. Tuning the voltage 
on the thermal heater of a microring (ring 2 in the example) shifts the resonance wavelength 
and changes the transmitted power to the drop port; (c) heating the microring shifts the 
resonance towards longer wavelength and correspondingly (d) cooling the microring 
(decreasing the applied voltage relative to some set initial value) shifts it to shorter 
wavelengths.   
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




thermally tunes the microring. The required applied voltage to shift the resonance a full 
FSR is approximately 4.2V. The change of the resonance with the applied voltage for 
microring 7 on chip 1 (demux) is shown on Fig. 4.13(c). Fig. 4.13(d) shows the same 
microring on chip 2 (mux). The cascaded effect of the other microrings along the 
waveguide causes the observed resonance shape to be asymmetric. The microring on chip 
1 is heated, while the microring on chip 2 is cooled, causing red-shifting and blue-shifting 
in resonance, respectively. Cooling was achieved by reducing the applied the voltage on 
the ring relative to its initial value, which was applied to shift its resonance with one FSR. 
Heating the microring to move it away from resonance results in higher power drop for 
the same applied voltage than when the microring is cooled due to the asymmetry of the 
resonance.  
 Switching Devices and Architecture 4.3.4
Three separate experimental approaches demonstrate the efficacy of the chip-to-chip 
microring cross-connect as a switching architecture with system-level characteristics. 
These approaches primarily focus on architectural characterization, crosstalk 
characteristics, and a system-level switching demonstration. 
The precise connectivity between the ports required to realize an 8x8 switch—
ingoing port 1 of demux 1 is connected to ingoing port 8 of mux 1; port 2 of demux 2 is 
connected to port 7 of mux 1; etc.—is emulated according to Fig. 4.14(a). Measuring the 
insertion loss through the proposed switch is therefore sufficiently demonstrated using 
only two PICs on separate chip die. Fig. 4.14(b) shows the output power for the different 
possible input-output paths between two chips obtained by connecting different ingoing 
to outgoing ports. For each measurement only one of the connections shown on Fig. 
4.14(a) is realized. The upper row markers, show the measured signal power after the 
first chip on each of its outgoing ports. The polarization of the input signal was set by 
maximizing the output power from the bus waveguide while passing by all microrings 
tuned in the bar state. There is a slight decrease in the output power towards higher 
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number of the demux outgoing ports as the insertion loss increases when the signal is 
dropped from ports situated more towards the end further from the ingoing port.  The 
middle row markers are the measured signal power on the output of the second chip for 
each ingoing-outgoing port combination as shown on Fig. 4.14(b) after the signal has 
passed through 7 microrings tuned away from resonance (bar) and 2 microrings tuned on 
resonance (cross). The practical insertion loss (approximately 38dB) of the demonstrated 
 
Figure 4.14: Architectural evaluation scenario utilizing two PICs to emulate the PIC-related 
insertion loss between the different in- and out-going ports combinations. (a) The ingoing-
outgoing port configurations with the different colors representing different input-output ports 
connectivity; (b) the measured power of the signal at the outgoing ports of the first chip, after 
passing the full path through the switch i.e. at the outgoing pot of the second chip and the 
corresponding crosstalk power when the rings are tuned a half FSR away from resonance. 
Only one fiber in the cross-connect was coupled for each separate measurement. 
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switch fabric is significant due to the employed optical grating coupler technology, 
inducing ingoing and outgoing insertion losses and mode mismatching. Our previous 
discussion of fabrication improvements indicates that such loss can be significantly 
reduced with state of the art coupler designs. Variations in insertion loss on different 
paths can be attributed to several factors: manufacturing tolerances directly affecting 
microring size, the geometry of the coupling region between straight waveguides and 
microrings, and the IO grating couplers. By tuning the polarization or the applied voltage 
on the microring these variations can be minimized and the PILOSS enforced. In this 
experiment the polarization of the signal between the paths was tuned such that the output 
power amongst the different paths was completely equalized, inducing a scenario where 
each path experiences the worst-case insertion loss.  
The bottom row markers show the measured output power for the different outgoing-
ingoing port combinations when the connected microrings are tuned close to half a FSR 
away from resonance. The power dropped by the microrings while still in bar state is the 
crosstalk power each path will contribute to a signal. The polarization of the signal is the 
same as the polarization that achieves the desired insertion loss. The realized architecture 
provides excellent port isolation—close to 39 dB.  
This low crosstalk power is expected to result in a negligible power penalty to the 
signal. To demonstrate the crosstalk power penalty, BER of a signal is measured for a 
varied number of signals contribute to the added crosstalk. This is realized using the 
experimental setup shown in Fig. 4.15. The signal before being coupled to the first chip is 
split in two: one portion is used to create the crosstalk and the second portion is the 
measured signal. A passive 90:10 power splitter taps off a copy of the signal generated by 
modulating a 231-1 pseudorandom sequence on a CW laser at 1549.6 nm.  This signal is 
attenuated and sent to the mux chip where it is dropped by microring 8. The attenuator on 
its path is used to control optical power such that it is the same as the power of a signal 
passing the demux microring 1 to mux microring 8 path.  All other microrings except 
microring 8 on the second chip were tuned away from resonance using an FPGA-enabled 
tunable voltage supply.  
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 





The 90% of the optical power is coupled onto the demux chip to create the crosstalk 
signals. The different paths emulate 6 different possible crosstalk paths, consisting of 
microrings 2 through 7 on the demux connected to 7 through 2 on the mux. All paths are 
decorrelated using different fiber lengths in the cross-connect. Fig. 4.16(b) gives the 
measured and expected power penalty versus the number of crosstalk sources. In order to 
calculate an expected value for the power penalty, the coupling coefficient t and optical 
field loss for each ring are measured from through and drop powers [94].  To obtain T for 
each chip, values for t and a are averaged from these values for rings 2 to 7. The values 
for D for each chip are obtained from the estimated t and a for ring 8 for the first chip and 
ring 1 for the second chip.  The theoretical bounds on the power penalty are subsequently 
obtained from Eq. (4.3b). The measured power penalties are extracted from the BER 
curves shown on Fig. 4.16(a) as the difference between two curves for nominal error-free 
BER of 10-12. The crosstalk powers as indicated on Fig. 4.14(b) are close to the noise 
level, and were subsequently observed to fluctuate throughout the experiment. 
Nevertheless, the theoretical model provides a bound on the measured crosstalk power 
penalty, which on average remains below the calculated bound. Detuning the microring 
resonance will result in less signal power, which will have an effect on the total power 
 
Figure 4.15: Experimental diagram, depicting electrical and optical connections and 
components used for emulated characterization of the full proposed switching architecture. 
Voltage supplies used to induce resonance shifts in microrings on the demultiplexer and 
multiplexer interfaces consisted of digital-to-analog converters controlled by a single FPGA to 
ensure switching synchronicity.  
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penalty. To demonstrate the extent of this effect, the optical attenuator on the signal path 
is used to measure the BER for different signal powers corresponding to different 
microring detuning. Fig. 4.16(c) shows an increase in power penalty according to 
decreasing signal power, which corresponds to detuning the resonance of one of the two 
drop-port microrings on the path from the signal wavelength. The correlation between 
detuning and optical power decrease depends on the sharpness of the resonance, which 
depends on its Q-factor; however, microrings with higher Q-factor will be more sensitive 
to detuning [64].  
 System-Level Switching Demonstration 4.3.5
An active switching scenario is performed by actuating two microrings on both the input 
demux and output mux PICs as indicated in Fig. 4.15. A controller circuit board employs 
an Altera Stratix V field programmable gate array (FPGA) and digital to analog 
converters (DAC) clocked at 65 MHz. These DACs are used in conjunction with 
conventional op-amp electrical level shifters to provide the appropriate voltages to shift 
each microring’s resonance across its full FSR. This direction-actuation schema to tune 
microrings to particular resonances consists of custom hardware: combined register 
transfer level (RTL) hardware description language (HDL) to configure the DACs and to 
 
Figure 4.16: (a) The measured BER of the signal without crosstalk and with progressively 
increasing from 1 to 6 the number of channels adding crosstalk power to the signal (b) The 
measured power penalty , extracted from the BER curves from (a) and the corresponding 
theoretical bound. (c) The BER curves for detuned from the resonance microring; the detuning 
results in lower signal power but the crosstalk power remains the same. 
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form an embedded processor. Embedded software code written in C is executed on this 
hardware. This full hardware-software integrated system enables demonstration of the 
system-level switching characteristics of the proposed architecture. 
The first switching experiment performed characterizes the rise and fall times of 
microrings in this switching architecture. An active switching scenario is shown by 
concurrently actuating two microrings on both the input demux and output mux PICs as 
indicated in the inset of Fig. 4.17. Fig. 4.17 shows representative results of the entire 
system: a pair of microring resonances is tuned by fixed amounts across a demux/mux 
pair. These resonance shifts correspond to a particular voltage sweep, to and from the 
voltage required to reach resonance tuned to the signal wavelength. A 231-1 
pseudorandom binary sequence is modulated onto a continuous-wave laser at 1549.6 nm, 
and amplified and injected into the ingoing port of the demux PIC. The signal from the 
outgoing port of the mux was coupled off-chip, amplified, and observed on a digital 
communications analyzer.  
While previous works using electro-optic actuation of microring switches show 
nanosecond and sub-nanosecond rise times [90], [95], the switching setup time due to 
thermal actuation in this work is on the order of microseconds. This work shows the 
relationship of tuning the resonance over varying intervals—or distances shifted between 
on-resonance and off-resonance—with thermal setup times at single-digit microseconds 
without a closed-loop control system. Both red and blue shifts on the demux and mux 
effectively average the effects of heating and cooling microrings, with the intention of 
equalizing rise and fall transients. However, the gradual elongation of rise time as 
observed in Fig. 4.17(a-g) is attributed to the fact that when tuning two microrings on 
resonance, both need to reach resonance before a completed optical path can be 
constructed. In the case of the fall time, the optical path is deconstructed as soon as either 
resonance shifts an appreciable amount. We suspect the effect of overall larger resonance 
shifts on the demux side primarily caused the elongated rise time. The larger resonant 
shifts for the demux compared to the mux are attributed to the electrical amplification 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 





Figure 4.17: Demux outgoing port 2 to mux ingoing port 7 switching characteristics with 
respect to red and blue resonance shifts of each microring on each PIC, respectively. (a) 
Demux microring 2 red shifted and mux microring 7 blue shifted of 0.84 and 0.58 nm, 
respectively. (b) Microring 2 red shift 1.32 nm and microring 7 blue shift 0.84 nm. (c) 
Microring 2 red shift 1.82 nm and microring 7 blue shift 1.14 nm. (d) Microring 2 red shift 
2.34 nm and microring 7 blue shift 1.38 nm. (e) Microring 2 red shift 1.88 nm and microring 7 
blue shift 1.64 nm. (f) Microring 2 red shift 3.42 nm and microring 7 blue shift 1.90 nm. (g) 
Microring 2 red shift 5.18 nm and microring 7 blue shift 2.54 nm. White lines labeled by rise 
(r) and fall (f ) indicate the electrical actuation signal whose associated rise and fall times were 
on the order of picoseconds, and could not be measured on the same timescale as the optical 
switching.  
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components used level-shift DAC outputs to appropriate voltage swings in this 
experiment.  
The measured rise time for tuning both PICs to establish an optical path in Fig. 
4.17(a)—the small resonance-shift case—is approximately 1 µs. Fig. 4.17(g)—the large 
resonance-shift case—shows an optical path achieved in approximately 10 µs. The 
resonance-shift in Fig. 4.17 in between the two extreme cases scale accordingly. The 
order of magnitude difference between the extremes can be attributed to the rate at which 
the integrated heaters in the silicon substrate disperse current-induced heat to the 
microring structure. In the small resonance-shift case, the heat differential between on-
resonance and off-resonance microring tuning is smaller than for the large resonance-
shift case. In both cases, the rise time of the applied electrical signal is several orders of 
magnitude faster than the resulting optical rise time, which confirms the limitation on 
thermal actuation properties primarily influenced by the thermo-optic coefficient of 
silicon [42].  
Switching time when transitioning between the two signal paths is characterized and 
shown in Fig. 4.18. To realize this experiment, four microrings are controlled 
simultaneously over two chips. Similar rise/fall transients are observed, but with different 
total signal power levels for each channel, likely due to a path differential caused by 
passive off-chip interconnection components (polarization controllers, fibers, couplers, 
etc.). This demonstration shows successful multipath switching through the switch 
architecture, with overall switching times that are suitable for microsecond-scale 
granularity. Additionally, the firmware and software used for switching is easily scalable 
beyond 4 microrings due to the modular nature of RTL coding and embedded software 
coding. 
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 Impact on Active Switching 4.3.6
Designing the microrings such that they are off-resonance with the desired wavelengths 
allows per-port tuning of only two microrings on resonance to achieve port-to-port 
connectivity. The proposed architecture then requires only two microrings per port to be 
actively tuned for a switching event at the desired wavelength. Additionally, the use of 
independent switching subsystems at each input and output makes it possible to realize 
schemes where if the mux/demux at one port is defective, only this port can be replaced 
or avoided entirely. 
In a distributed hardware control architecture, arbitration information is 
communicated locally to a controller of a 1-to-N (equivalent N-to-1) switch. We 
therefore can maintain a single interface for configuration of one 1-to-N switch that 
communicates with a higher-tiered orchestrator, who maintains the status of all 1-to-N 
switches in the full architecture. In this case, the number of interfaces to process control 
information scales with the number of 1-to-N building blocks as 2*N.  
 
Figure 4.18: Multipath FPGA-controlled switching on the microsecond scale showing 
switching between the paths established by demux microring 2 connected to mux microring 7, 
and by demux microring 2 connected to mux microring 7; (a) shows switching between two 
chip-to-chip paths when tuning microring resonances at distances corresponding to Figure 6a; 
(b) shows switching between two chip-to-chip paths when tuning microring resonances at 
distances corresponding to Figure 6g.  The path holding times are configured for 300 
microseconds on 2 to 7 and 150 microseconds on 7 to 2 in both (a) and (b).  
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Control plane scalability is limited by the distribution of controllable objects, i.e., the 
granularity at which the full set of 1-to-N switches are controlled. If each 1-to-N switch is 
controlled individually and these configurations communicate to a central orchestrator 
(all implemented with microprocessors or FPGA/ASIC), the control plane is distributed 
and adds complexity and latency in the communications required for control. This control 
system framework could be tightly integrated—processing chipsets controlling 
DAC/ADC arrays, all communicating on a central high-speed addressable bus like PCI 
Express. Combining multiple 1-to-N PICs on the same chip die conceivably decreases the 
required number communications interfaces, assuming that the number of interfaces 
scales directly with the total number of chip die.  
A single arbitration controller chipset does not scale for very large optical switch 
radix when considering connectivity to multiple dedicated analog and digital integrated 
circuits for control of all microrings. ASICs with analog signaling capabilities, in a multi-
chip integration or system-on-chip integration scheme have been demonstrated [96]. Such 
an integration scheme is a potential solution for controlling a large number of microring 
devices. Heterogeneous implementation of driver electronics with photonics has been 
explored at great length, and is a promising solution for application-specific control of 
photonic elements within the same substrate [97]. Such a solution localizes the optical 
interconnect and its control to a single substrate, and has the potential for multi-layer 
photonic-electronic integration.  
 Practical Considerations 4.3.7
The current market for integrated photonic devices is evolving past innovation on the 
individual device level and is now moving towards mechanisms for practical interfacing 
and packaging solutions. This demonstration shows a portion of a full-scale switching 
architecture via individual 1-to-8 and 8-to-1 microring switches connected using 
prototypical microelectronic wirebonding and optical grating fiber packaging. Such a 
packaging solution is not optimal purely considering the cost of standard classes of 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




optical connectors—FC, LC, MT, and many others. Amongst the possible solutions to 
realize the cross-connect is a multilayer interposer with passive waveguides and 
evanescent coupling between the layers [98]. Another interposer technology is a glass 
interposer with laser imprinted single-mode waveguides [99], [100]. This technology 
permits to alleviate waveguide crossing by varying the z-coordinate. Resulting 
waveguides also show excellent propagation properties with the benchmark for 
propagation loss of 0.05 dB/cm [101]. Another packaging solution is photonic wire 
bonding using polymer waveguides with three-dimensional freeform geometries [102] or 
embedded in a printed-circuit board [103]. One envisioned solution is depicted in Fig. 
4.19, showing full electronic-photonic packaging of individual switching subsystems 
with various off-chip electrical and optical connections. Nonetheless, the proposed 
architecture warrants additional innovation in the photonic packaging domain. 
Additionally, this demonstration does not include active synchronization of links 
across the switching architecture. For this and more complicated architectures on the 
 
Figure 4.19: System integration of electronic-photonic subsystems to assemble a scaled 
switching architecture using individual ubiquitous switch components. A fiber ribbon 
conceived to achieve the cross-connect behavior required in Fig. 4.10 is shown, and is 
achievable with state-of-the-art techniques using polymer substrate and/or laser-written 
waveguides [128], [129].  
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horizon, it is absolutely necessary to abstract both physical layer control and link control 
into a centralized platform for orchestrating and negotiating network interfaces. 
 Hardware-Software Integration for Network Interface Programming  4.4
High-speed data delivery in dynamic systems tends to exhibit burst patterns. These 
patterns are exemplary of, but not limited to, computing and networked systems such as 
high performance computers and datacenter networks. In the context of SiPh 
interconnected computing systems, the exact profile (timing and arrival) of the data is 
further complicated by the control and arbitration required to establish a successful path 
for data propagation. While such data delivery patterns and mechanisms can be achieved 
in the physical layer by underlying switching and routing capabilities, the ultimate 
execution of data signaling is a combination of established optical connections through 
synchronization, transceiver capabilities, and link quality. All of these aspects can be 
encapsulated and managed in software.   
 The Optical Network Interface Platform 4.4.1
Optical network interface logic implemented on an FPGA-based node designed to 
control and negotiate multiple optical links has been coined the optical network interface 
platform (ONIP). A precursor system was devised in the form of the optical network 
interface card (ONIC) [104]. Logic blocks included in the fully implemented platform are 
depicted in Fig. 4.20. All of these blocks, orchestrated together, maintain control of local 
SiPh devices requisite of data delivery, and include logic that hosts synchronization and 
arbitration pertinent to the link control mechanisms implemented in the network. An 
embedded co-processor capable of executing a simple stack for software integration at 
the node can be included to allow for localized firmware deployment. Such firmware can 
be used to individualize nodes—e.g. one node can deploy firmware to 
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push/pull all optical link data to/from embedded memory, while another node searches 
for specific bit sequences on all incoming link channels in real time. They key aspect of 
this firmware deployment is that the same hardware can be used among all nodes, with 
specific resources activated in software and utilized as needed. In many cases, each node 
utilizes the same number of TX and RX optical links, but the logical utilization between 
any two nodes may be different. 
 Challenges of Clock and Data Recovery  4.4.1
The raw speeds supported by SiPh links require high-speed data transceivers at the 
electrical IO, which can operate at or above tens of Gb/s. The evolution of photonics 
connected to these transceivers follows existing system on chip principles, where dense 
and localized functionalities are accessible via parallelized IO with high aggregate clock 
 
Figure 4.20: Optical network interface platform (ONIP) implemented in the logic fabric of a 
FPGA. It includes a combination of commodity IP and custom hardware description language 
(VHDL) for logical control, operations and basic processing. The platform also executes 
custom firmware that abstracts the hardware to software and provides higher layer processing 
between the hardware and external software messages received over peripheral connections. 
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speeds [105]. Without such high-speed interconnectivity between SiPh links and 
electronic transceivers, there are few benefits to photonics for interconnects, as their cost 
of implementation is wasted on under-utilization [106].  
Since the aforementioned optical links conventionally do not include buffering 
mechanisms, it is necessary to implement mechanisms to synchronize TX-RX pairs 
across varying distances to ensure successful data delivery.  Synchronizing transceivers 
and clocks is commonplace in high-speed serial data delivery and is critical to a SiPh 
interconnection network. Clock and data recovery (CDR) mechanisms ranging from 
carrier sensing to simple line encoding, and even Manchester codes, allow separate nodes 
to synchronize their data in the time domain by recovering a clock signal. CDR offers 
flexibility for optical communication networks as various signal formats and line rates are 
required. However, co-integration of the photonic link requirements and electronics 
operation is necessary to ensure projected SiPh link efficiencies [91].  
Two main challenges exist in co-integrating CDR with any conceivable channel, 
including one made of SiPh devices: 1) extracting the bit-rate from the incoming random 
data stream; 2) locking a wide-tuning-range low-noise oscillator to the bit-rate of the 
incoming data [107]. While these challenges are outside of the scope of this thesis, it is 
important to highlight the second challenge in the context of SiPh devices. The work 
presented in Section 4.3 highlights the scaling complexity of SiPh switching 
architectures. If an optically distributed clock were necessary to achieve such switches, 
even more devices and IO would be required to realize the architectures. It can be 
posited, then, that globally distributed clocks are not a reasonable solution because of 
added photonic complexity. Additionally, transmitting an optical clock has a constant 
power consumption scaling with fCV2, and cannot benefit from the same reconfigurable 
nature of switchable optical paths. In a switched optical network, power consumption on 
unused links can be neglected because light does not need to be transmitted when the link 
is not utilized. This is a critical aspect due to the continuing poor efficiency of lasers and 
difficulties associated with integrating lasers with SiPh PICs [108]. 
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 FPGA-Implemented Transceiver Control Logic 4.4.2
Outside of physical co-integration, challenges exist in co-mingling functionalized control 
of physical layer devices with link layer synchronization. Serialization and deserialization 
mechanisms are implemented in the aforementioned FPGA-based ONIP system using 
standard low-latency PHY logic blocks [109]. These blocks include the physical media 
attach (PMA) and physical coding sublayer (PCS) logic and hardware necessary to 
convert a parallel source of data at a low clock rate to a high-speed serial data stream and 
vice versa. These blocks are specific to the Altera FPGAs used for the work in this thesis. 
Control of these transceiver components in the ONIP implementation includes status 
signals to and from the physical layer control block, which are used in conjunction with 
control of the active silicon photonic devices. Fig. 4.21 shows flow diagrams depicting 
the states in transceiver operation where awareness of the photonic link can be leveraged. 
 Frame Data Synchronization 4.4.3
A CDR circuit is typically followed by a logic demultiplexer that converts an incoming 
serial data stream to parallel data lines at a sub-rate. Once this subirate clock is recovered, 
transceiver data synchronization is performed on the parallel data using detection 
techniques to find a unique pattern (or frame) in the delivered bits. This detection allows 
a remote destination to understand the format and timing of which data is going to be 
delivered. It is necessary because at the RX side, the start and end of de-serialized data 
are not deterministic in the time domain, due to variations in the time required to lock and 
generate local CDR clocks on each new configuration of the link. For a transmission 
pattern with a unique frame periodically repeating—a sequence of N bits given by B 
where B:{B0, B1, B2, … , BN-1}—the start bit can then exist at any nth bit Bn+N-1 with the 
end bit following by N–1 bits, serially. Synchronization techniques are used to sort this 
start-bit and end-bit relationship to ensure the bits are being received properly from the 
communication channel. This process is referred to as “framing.” The efficacy of this 
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synchronization is subject to the quality of the optical path in a SiPh computing system. If 
channel noise exists on the optical path on a timescale shorter than the synchronization 
frame’s bit period, then it is less likely synchronization can occur without some sort of 
error detection and correction [110]. However, physical layer control mechanisms can be 
used in conjunction with synchronization to tune the quality of the optical path to some 
optimal value, after which frame synchronization can be reliably executed.  
The first implementation of FPGA frame-based link synchronization performed 
utilizes “bit-slipping.” On every clock cycle, a cyclic shift register is used to shift the 
 
Figure 4.21: Flow diagrams for (a) for transmission (TX) of high-speed serial data and (b) 
receiving (RX) high-speed serial data using conventional serial-deserializer logic and clock 
and data recovery hardware. Logical operations in the TX-RX flow that require awareness of 
SiPh devices, if placed on the datapath, are highlighted. 
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received parallel data lines by one bit. Without transmitted errors, the worst-case latency 
for re-framing would then be N–1 clock cycles according to the previous representation 
of an N-bit frame. This implementation is shown in Fig. 4.22. 
A testbed consisting of various FPGA-based ONIP nodes and manually tuned SiPh 
interconnect components, shown in Fig. 4.23, demonstrates this first link synchronization 
scheme. Hardware description language (HDL) used to implement state-based logic, 
counts execution times of essential steps in transceiver initialization and synchronization 
logic. Transceiver initialization requires time to setup electrical transmit and receive 
components, such as phase-locked-loops and shift registers. Optical errors are not 
reflected in the ultimate data delivery due to simple adaptive equalization of receiver 
components. However, optical errors are reflected in the re-framing process of 
synchronization. The implemented re-framing method relies on successful delivery of 5 
successive frames before the link could be available for data transmission. An average of 
2.636 ms of synchronization latency is measured for each optical datapath, which 
includes both the transceiver initialization and re-framing processes. Successful delivery 
 
Figure 4.22: Frame synchronization between a TX and RX interface—including CDR 
initialization—performed using bit-slipping. Once normal CDR-related initialization is 
completed a frame word is continually serialized and transmitted, then received and de-
serialized to a parallel register. On reception, this parallel register at the same rate is circularly 
bit-shifted each clock cycle—the frame word repeats at this clock rate—until the correct frame 
word is received. 
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of 5x1012 bits (5 Tb) of PRBS data consecutively on each optical link is demonstrated 
without error. 
A more optimized method—utilized later in this work—is implemented in an attempt 
to reduce the number of clock cycles required for synchronization. This is achieved 
parallelizing the re-framing process. This parallelization uses latches to immediately fan 
out the N-bit received parallel data lines to all N–1 shifted versions for concurrent frame 
checking. In this concurrent sampling of the synchronization frame, the shifted version 
that identifies the originally transmitted frame is loaded to another N-bit register used to 
perform all subsequent data transactions, resulting in only one clock cycle of 
synchronization latency without optical link errors. This implementation is shown in Fig. 
4.24. Results shown later in this work demonstrate a SiPh interconnect with an average 
synchronization latency of 229 µs.  
 
Figure 4.23: Experimental setup for WDM 10-Gb/s data delivery on a statically configured 
SiPh network using manual voltage control of P-I-N actuators on the SiPh MZI 2x2 switch 
and integrated heaters on the WDM SiPh demultiplexer. 
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 Reliable Interface Synchronization Techniques  4.5
High-speed, burst mode optical links communication data cannot be considered reliable 
without a scheme for establishing awareness between the TX and RX components of the 
network interfaces. Such a scheme is essential for ensuring full utilization of optical links 
without redundant transmission. However, redundant transmission schemes are common 
in data delivery protocols in computer systems today [49], [111]. Nonetheless, the reader 
is reminded that the work in this thesis is offered to follow the posited network-flattening 
paradigm, which potentially requires re-architecting of today’s required data delivery 
mechanisms and protocols. 
 
As one could surmise, a computing system with various pieces of data of different 
sizes, which may or may not need to be delivered from the same source to the same 
destination, requires a layer of control to ensure successful delivery. The concept of 
synchronization dimensionality imposed in [112] is upheld here, but the systems 
described here only consider non-blocking control. This means that an interconnect will 
not be interrupted during transmission of data to handle control messages required for 
interface synchronization. Systems that do not utilize complicated control deliver data in 
a best-effort fashion, only deploying the aforementioned data synchronization. A verified 
data delivery system, on the other hand, employs interface synchronization. At a high 
level, in-band and out-of-band interface synchronization approaches will be explored. 
These allow nodes in a silicon photonic computing system to establish reliable 
connections where each node is aware of the presence of another node, as well as 
successful transmission and reception of data. 
 In-Band Synchronization 4.5.1
In the context of a SiPh network in a computing system, in-band synchronization is 
considered to comprise of control information used to negotiate a connection, and is sent 
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along the optical network path in conjunction with the data. Such control information 
shares the same optical path as the data in the optical connection, and consists of status 
messages that are used to negotiate these optical paths and negotiate successful data 
movement. It should be noted that to meet the full specification of in-band defined here, 
these control messages lead the data and must be transacted prior to initiating data 
transfer. This sort of transaction is depicted in Fig. 4.25, where control is time-division 
multiplexed with the data and must therefore be sensed and extracted accordingly. The 
 
Figure 4.24: Frame synchronization mechanism with parallelization of frame word checking. 
An N-bit RX de-serializer register is fanned out to N-1 bit-shifted versions, which are all 
simultaneously checked for the expected frame word (highlighted). 
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exact mechanisms for combining data and control on a single channel are outside of the 
scope of this thesis work, but several novel techniques can be found in [113]–[115].  
 
A single static connection benefits from in-band synchronization because in most 
cases, minimal to no additional hardware is required to send and receive control 
messages. Control messages are separated from data and parsed at the location of 
interest, after O-E conversion to recognize requests and acknowledgments. Once data is 
in the electrical domain, it can be buffered and processed accordingly. When considering 
multiple connections, in-band synchronization requires monitoring of the wavelength 
channel of interest, and extraction and O-E conversion of control messages that may 
come before or may be embedded in the delivered data. This means that to establish a 
path through a SiPh switch, information should be extracted from the optical path itself 
before it can be parsed to establish some switch configuration. Data flow through an 
already established path must therefore be interrupted, which manifests as a “hop” in the 
network. To generate a new request to or from the switch or source/destination, all 
existing links must be interrupted to pass control messages.  
The passing of control messages in-band is generally subject to the current state of the 
network, in that acknowledgments and requests handled by a destination node cannot 
properly transact until the network is completely configured. A connection 
reconfiguration in the time-multiplexed in-band case shown above is therefore blocked 
by the time left to handle a data transaction, and establishing a new data transaction is 
blocked by the time required to transact control messages. 
 
Figure 4.25: In-band synchronization, including time-division multiplexed data payload and 
control messages for a “data follows control” synchronization scheme. 
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 Out-of-Band Synchronization 4.5.2
Out-of-band synchronization is comprised of control messages that are sent in 
conjunction with the data on a separate optical or electrical path. A separate optical path 
means that messages used to make requests or acknowledgments may exist on a separate 
wavelength channel in a wavelength-multiplexed fashion, or may propagate through an 
entirely separate optical network [116]. Similarly, an electrical out-of-band scheme 
requires an entirely separate electrical network. In each case, this additional messaging 
functionality requires either a more complicated SiPh architecture or additional electrical 
hardware. Nevertheless, the case for both the single static link and multiple connections 
remains the same in terms of the flow of data and control messages, which are inherently 
separated. Fig. 4.26 shows transactions for a supposed SiPh photonic network 
architecture using electrical out-of-band synchronization, where multiple control 
messages are sent regardless of the current data transaction. 
 
The out-of-band synchronization approach employs a separate network path for 
passing messages, and subsequently is independent of the current state of the data 
network. Additionally, control messages can be delivered in parallel to data transactions. 
This creates complexity in terms of time synchronization for the out-of-band case that is 
naturally mitigated in the in-band case—meaning, additional logic is required to achieve 
ordering of control messages. 
 
Figure 4.26: Out-of-band synchronization, including data payload and control messages 
separated for a “data follows data” synchronization scheme. 
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It should be noted that in-band and out-of-band approaches explored here differ 
fundamentally only from a hardware implementation perspective. From a software 
perspective, software algorithms must only be cognizant of the information that can be 
extracted from hardware. With enough abstraction, the same software algorithm can be 
used to schedule a network of links based on some metric, regardless of the underlying 
synchronization transactions. The interface to the hardware can differ in that one method 
may require more setup time or may require actuating fewer control registers. However, 
software abstracts the hardware functionality to provide primitives without underlining 
the exact physical hardware interaction, similar to concepts imposed for software-defined 
networking in datacenter networks [117]. 
 Network Arbitration and Actuation 4.6
In a system where several parallel computing entities contend for silicon photonic 
network resources, it is necessary to implement an arbitration mechanism to ensure 
proper data delivery. A scheduling algorithm can account for all abstracted SiPh network 
primitives in software, and translate the needs of network nodes to some network 
configuration. This scheduling algorithm can be implemented in either a centralized or 
distributed fashion. This means that either a single network entity is aware of the state of 
the network as a whole, or several entities are aware of piece-wise components of the 
overall state of the network. In either case, the network control entity is known as an 
arbiter. Two main mechanisms for scheduling—request-grant based and pre-defined 
time-division multiplexing—both achieve sufficient network utilization, regardless of the 
underlying mechanism in which control messages are passed between network entities. 
Both mechanisms require the exchange of management information between the nodes in 
the system. The key difference is whether or not this management information is handled 
by one node altogether, or by several nodes simultaneously.   
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 Distributed Versus Centralized Arbitration 4.6.1
Regardless of the arbitration mechanism, whenever the connectivity of a node is greater 
than two and spatial switching is required to achieve this connectivity, there will be a 
switch on the optical path. The arbitration algorithm determines the desired switch 
connectivity over time—i.e. which input is transmitted to which output, and for how 
long. The switch controller translates this connectivity into a switch state, and determines 
the state of each individual switching element at any particular instance in time.  
Centralized arbitration requires the ability for all nodes to exchange messages with a 
central arbiter. This form of arbitration is highly susceptible to single-point failure in that 
failure of the central arbiter results in failure of the entire system. However, it can 
achieve high total bandwidth utilization of all links and low configuration latency when 
all nodes are connected via a single hop. A centralized network hardware architecture is 
also shown in Fig. 4.27, where the central arbitration mechanism is hosted on a central 
entity in the network that actuates a central switch. The central arbiter distributes grants 
to all nodes, and can also maintain time-domain synchronicity among nodes by 
distributing interface synchronization messages or an optical clock. Centralized 
arbitration, however, is not confined to only this central arbiter and SiPh controller in two 
distinct ways. The first is that the central arbiter could be replaced with additional logic 
implemented on one of the communication nodes in the network, thereby requiring all 
nodes to maintain same communication (direct or through several hops). The second is 
that a central arbiter might also not be the main hardware used to actuate the underlying 
physical layer SiPh. In the context of Fig. 4.26, the central arbiter could still be used to 
maintain the state of reliable link connections and the status of the physical layer SiPh. 
But in this case, commands to actually control the SiPh might need to be negotiated 
among nodes individually actuating a portion of the SiPh or a dedicated SiPh controller. 
Distributed arbitration is typically implemented when multiple nodes directly share 
arbitration information with multiple other nodes. In this architecture, all nodes maintain 
the same arbitration capabilities. However, they only maintain the state of local 
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connectivity, and therefore must negotiate with local nodes to achieve global 
connectivity. This form of arbitration is more resilient to single point failures in that a 
single failure might not result in failure of the whole system. Simplified local architecture 
and complexity can be achieved at the cost of careful network topology and connectivity 
design and layout. Fig. 4.28 shows the logical connections for a distributed arbitration 
architecture on a switched network. This arbitration architecture also exemplifies a 
distributed network hardware architecture, where each node actuates the SiPh devices and 
circuit local to it. Distributed arbitration, in this case, can still be performed in the case of 
a network with a dedicated controller for SiPh actuation. 
Centralized arbitration is desirable for small-radix optical networks, where it is 
reasonable for a single arbiter to maintain and negotiate the status of all network 
connections. As such networks scale and more optical links are concurrently operated, it 
is clear that a single arbiter will no longer be able to handle the computational complexity 
required for negotiating all links [118]. Distributed arbitration can then be viewed as an 
extension of centralized arbitration, where many localized central arbiters controlling 
groups of silicon photonic links must communicate in a distributed fashion. 
 
Figure 4.27: Centralized arbitration (C-ARB) logical architecture implemented on a 
centralized network hardware with generalized optical interfaces. 
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 Back to Optical Network Transparency 4.6.2
To ultimately maintain the perceived benefits of SiPh optical networks, the comprising 
links must be dynamically controlled and insensitive variable lengths of communication 
patterns. In other words, the time required to arbitrate the links should have minimal 
impact on the time to setup and maintain these links. In this way, the total time until link 
availability primarily depends on the fundamental limits of latency for SiPh switching, 
thermal stabilization (as needed), and transceiver data synchronization. The reliability 
mechanisms—critical to quality of service, which in increasingly important for extreme 
parallelization—then need to exist on minimal timescales. 
For a reliable optical link to remain transparent, the following is then true: the exact 
information being transmitted on the link—through many hops of integrated photonic 
switching, routers and other circuits—is not discernable until it has reached its ultimate 
destination. This means that control information cannot be extracted on a transparent 
optical link at any arbitrary point in the communication without O-E conversion. In the 
case of in-band arbitration, its use is then limited to full bi-directional links; for every 
 
Figure 4.28: Distributed arbitration (D-ARB) logical architecture implemented on a distributed 
network hardware with generalized optical interfaces. 
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outgoing link a return path link must be established. In-band control information is 
communicated before the data, and it contributes to the latency of link availability and 
negatively impacts the link utilization in terms of data. In the case of out-of-band 
arbitration, the links naturally remain transparent, but the exact out-of-band medium—
electrical or optical—adds complexity to the network hardware. The added out-of-band 
complexity can be an amenable tradeoff if the power required for operating better-utilized 
links is less than the additional required parallelization to get the same throughput in the 
in-band case. 
 Power Scaling Justification for Out-of-Band Arbitration 4.6.3
Considering power consumption scaling according to frequency—P=fCV2—the 
additional power required to operate any number of links L follows P=(f/R)CV2L. This 
requires a single out-of-band transaction arbitrate link. In this equation, 1/R (< 1) is the 
ratio of out-of-band control bandwidth to the link bandwidth. The normalized power 
consumed for a network using out-of-band control would then be POOB=L+L/R. For a 
network requiring links to be established in the opposite direction to maintain reliability, 
the power consumed would be P=2L. The assertion assumes no grouping of link control 
can be maintained on a return path, because those grouped links might be communicating 
to various alternate destinations. Under the assumption that all links are 100% utilized, 
the return path links must be kept on to ensure reliability. Considering the possibility out-
of-band communications to be less energy-per-bit efficient than the high-speed 
communication links, then a factor G (> 1) must be accounted for as follows: 
POOB=L+GL/R. It is still straightforward to surmise that so long as G/R < 2, out-of-band 
remains an attractive solution in terms of power consumption. 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




 Example of Accelerated Optical Links Using Centralized Out-of-Band 4.7
Arbitration 
A system testbed is used to investigate how to efficiently arbitrate a system 
interconnecting several SiPh IOs around a reconfigurable wavelength router using out-of-
band negotiation and control. The first investigation of this work is: 1) using an optical 
router—which is by definition transparent and thus incapable of differentiating control 
messages—requires out-of-band control. The second investigation: 2) provided that out-
of-band control is de facto required, it can be exploited to expedite synchronization and 
setup times between link extremities, which in turn permit to maximize IO availability to 
communication requests. 
  Architecture and Experimental Design 4.7.1
Fig. 4.29 depicts the experimental setup organized around a SiPh chip fabricated at 
IME/A*Star. The photonic network integrates an 8x1 passive multiplexer connected to an 
active 1x8 SiPh microring resonator-based demultiplexer. The 8x1 multiplexer accepts 
input wavelengths on C26:C40, while the 1x8 SiPh microring resonances can be tuned 
arbitrarily from 1545nm to 1560nm by applying voltages to integrated heaters with 
efficiency of ~350mV/nm. Optical modulation and reception is accomplished using off-
the-shelf components. Resulting 10-Gb/s data links are connected to two Stratix V 
FPGA-based development boards without adaptive transceiver equalization. Optical 
insertion loss of the SiPh chip was measured as ~20dB, and optical amplifiers (EDFAs) 
were used to equalize power on all output ports to -10dBm±1dBm when tuned. Two links 
with reconfigurable destinations among four of the eight output ports were established on 
source wavelengths C28 and C36. Digital to analog converters (DACs) controlled by the 
FPGAs are used to tune the heaters of the four SiPh microrings associated with each 
output port, for subsequently reconfiguring each link’s destination. 
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The following hardware elements are implemented on the FPGA nodes using 
hardware description language (HDL): custom digital logic for data generation (TX), data 
checking (RX) and DAC control; a custom Ethernet interface for handling of arbitration 
packets; an embedded processor to drive all logic blocks. The two FPGA nodes and PC 
executing the central arbitration software are connected to an Ethernet switch. The 
arbitration software, upon reception of a request for setting up a TX-RX link, verifies the 
availability of the destination. If the port is free, the following transactions occur over 
Ethernet—as depicted in Fig. 4.30: 1) the arbiter issues a command for TX to send a 
unique locking sequence; 2) RX is commanded to seek out that sequence and to lock on it 
(as part of its clock and data recovery algorithm); 3) commands to adapt the switch 
configuration via DACs are issued. Once the RX is locked onto the sequence, 4) it sends 
a confirmation message to both the TX and PC. Upon reception of this message at the 
TX, synchronization is achieved and 5) the TX is commanded to send PRBS on all active 
links. In this experimental implementation, the PC software also polls each node’s RX 
data checker to collect BER information. 
 
Figure 4.29: Experimental setup configured around an emulated 8x8 SiPh wavelength router 
network, containing a passive 8x1 wavelength multiplexer and active microring-based SiPh 
1x8 demultiplexer.  
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 Experimental Approach and Results 4.7.2
Arbitration programming in this experiment consists of link setup/synchronization and 
BER collection mechanisms in the PC software controller. It is first used to tune 
microring resonators to optimal switch configurations by iteratively sweeping the DACs 
on each microring and checking the TX-RX path until error-free operation is achieved. A 
diagram describing the logical flow of this operation is depicted in Fig. 4.31. On the 
central arbitration PC, the set of commands to perform arbitration are encapsulated in a 
C++ program that calls a sweep_channel_pairs() function, in which the TX-RX pairs are 
 
Figure 4.30: Out-of-band arbitration timing diagram for commands/responses (solid line) and 
acknowledgments (dashed).  
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designated. The appropriate DACs on which to incrementally increase voltage outputs are 
selected based on the desired TX-RX pairs. Once this program begins execution, 
arbitration messages are sent over Ethernet to negotiate several statuses: 1) if the links are 
ready to be established; 2) if transceiver data framing has successfully completed; 3) if 
the link has been negotiated successfully; 4) if PRBS data has been received. If this 
logical flow is successfully completed, BER information is collected and then the flow is 
repeated. The next TX-RX pair is tested if voltage sweeping has completed; if not, the 
same TX-RX pair is tested for the next increment in DAC output voltage. Only one TX-
RX pair is acted upon at any given point in time. 
 
Results for performing the arbitrated measurements are shown in Fig. 4.32. Extended 
regions of usable voltages are observed because optimal received power is ~8dB above 
 
Figure 4.31: Logical flow diagram for software program used to perform BER-measured 
operating points of microring resonators tuned incrementally via DAC voltages. Software 
logic is communicated to FPGA network interfaces with out-of-band arbitration, via a 
lightweight MAC-routed Ethernet protocol. 
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the receiver sensitivity of -18dBm. The median applied DAC voltages for each 
microring’s error-free operation are used as switching configuration voltages to 
demonstrate dynamic switching. This dynamic switching is used to demonstrate and 
understand the latencies and transients associated with out-of-band control in this testbed. 
The logical flow for switching is the same as that shown in Fig. 4.31. However, instead of 
incrementing/updating the DAC applied voltages for microrings’ heaters, these values are 
toggled between the aforementioned median voltages collected during sweeping. The 
C++ functionality implemented for this—toggle_channel_pairs()—also instead toggles 
 
Figure 4.32: Microring applied voltage sweeping versus BER characteristics enabled by out-
of-band arbitration of (top) tuning TX channel 1, to all available microring RX paths [RX1, 
RX2, RX3, RX4], and (bottom) tuning TX channel 2, to all available microring receive paths, 
[RX1, RX2, RX3, RX4]. Superimposed iterations—where for two available paths, one 
microring’s voltage is swept several times using arbitration and the other is static—are shown 
for various switching cases, and median applied voltages for each iteration are depicted using 
dashed lines.   
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all requested TX-RX pairs simultaneously, rather than iteratively sweeping one pair at a 
time.  
Active network path switching functionality is demonstrated for all possible 
configurations to determine the quality and success of switching. Long-term BER 
collection and clear and open eye diagrams shown in Fig. 4.33 exemplify this switching. 
The latencies of link setup times were measured for all configurations. All arbitrated links 
experienced a data synchronization transmit latency of 229µs on average and 23µs for 
out-of-band arbitration on average. Active time for switching and establishing links is 
120 seconds, corresponding to data communication of ~1.25 Terabits. By adapting the 
switch prior to transmitting this data, we observe the spread in the BER seen in Fig. 4.32. 
This spread could be due to fluctuations in optical power at the RX during switching—
 
Figure 4.33: (Top) Clear and open eye diagram measurements of persistent links on all 
configurations; (bottom) BER characteristic of all possible switching configurations 
transmitting ~1.25Tbits of data following active arbitration and synchronization—note: color 
pairings indicate concurrent switch states.  
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i.e., from settling time of the microring and active tuning of multiple microrings 
simultaneously. This concept can be understood according to Fig. 4.30. By operating data 
synchronization before (3) is successfully completed, transients may be introduced. 
Synchronization can still occur because the offered synchronization frame is a repeating 
pattern that can be viewed as a lower frequency signal transmitted on the datapath 
compared to the 10-Gb/s data. A lower frequency signal will benefit from improved 
optical receiver sensitivity, ultimately allowing synchronization even at sub-optimal 
received power. This suboptimal power level, combined with fluctuations longer than the 
synchronization time, affect data transmission and ultimately BER. 
It should be noted that active locking and stabilization of the photonic paths was not 
implemented in this microring-based experiment. Stabilization was not needed to attain 
several cases of zero-error data transfer because thermal drifts were minimal in the 
laboratory environment. The posited cause of BER spreading shown in Fig. 4.33 however 
calls for some incarnation of checking the validity of configurations periodically. 
 Discussions 4.7.3
Several tools exist for correcting link transient errors: introduce 1) a wait time between 
configuring the SiPh network and establishing a link; 2) power-monitoring closed-loop 
control logic for maintaining receiver path output power; 3) error-correcting codes for the 
duration of transmission. If errors are caused by short-term thermal transients due to 
repeatedly switching microring tuning configurations, then one solution would be to 
perform active locking to find the optimal applied voltages for switching. However, the 
latency involved with performing a voltage sweep to find set points for error-free 
transmission might not be acceptable for dynamic operation. In this case, a duty cycle can 
be imposed to perform locking only periodically. Primarily switching configurations 
without locking then averages out the latency involved in locking. In terms of 
stabilization, it is ideal for an additional optical power monitoring solution to be 
implemented. This assures no additional latency during fine-tuning of received peak 
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power once near-optimal configurations are found. However, if optical power monitoring 
cannot be performed—perhaps due to limitations on received optical power—then 
checking transmitted data quality is the only solution. This can be performed with known 
TX-RX data sequence transfers, which inherently disrupts the available bandwidth for 
functional data transfer in a real application. If a completely reliable data transfer is not 
required—no confirmation has to be reported from a RX to a TX—then forward error 
correction (FEC) can be used. Error detection and correction via FEC affects the effective 
transmitted data rate because overhead bits must be introduced to the transacted data 
stream, which encode decision-making information to identify possibly erroneous 
transmitted bits. 
These solutions all introduce latency in link setup and data delivery that might not be 
compatible with latency-sensitive data transmission required for high performance 
computing. They do, however, result in a more reliable link. In the case of in-band 
arbitration, one can see that link setup latency will be the sum of additional control bits 
required and two times the synchronization latency shown here. In-band arbitration 
requires two high-speed data links established in each direction and negotiated for 
reliable data transmission. We thereby claim this successful demonstration of out-of-band 
arbitration has an immediate potential for compute speedup via reduced link setup 
latency. 
 Example of Multi-layered Optical Switching Enabled by Programmable 4.8
Network Interfaces 
A secondary system testbed was devised to further investigate out-of-band negotiation 
and control in a system interconnecting several SiPh IOs with both reconfigurable spatial 
switching and wavelength routing. To further study the effects of accelerating transparent 
SiPh links that de facto require out-of-band control, two additional postulates are put 
forth. The first follow-up investigates whether link availability will remain unaffected by 
the arbitrated lifetime of the link. It postulates that if data is sent for any amount of time, 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




an out-of-band arbitration system will guarantee successful transmission. The second 
follow-up confirms that a complex arbitrated SiPh switching and routing network can be 
configured with minimal variation in communicated data quality. Both of these further 
permit to maximize IO availability to communication requests, but to also guarantee IO 
quality in a dynamic network. 
 Architecture and Experimental Design 4.8.1
Fig. 4.34 depicts the experimental setup organized around two SiPh chips fabricated at 
IME/A*Star. A MZI-based 4x4 spatial switch is configured as a 2x2 switching element, 
accepting any input wavelengths compatible with the optical grating coupler IO facets. 
These facets are wavelength-dependent, but have a pass-band centered about 1550nm. A 
1x8 SiPh microring resonator-based demultiplexer is configured as a 1x2 wavelength 
router used to filter wavelengths injected in the system. Optical insertion losses of the 
SiPh chips were each measured as approximately 20dB. WDM power is injected at 0 
dBm and measured at each input port of the MZI switch chip. One output of the spatial 
switch is connected via fiber to a standard EDFA to ensure approximately 0dBm input 
power to the microring chip. Wavelengths are passively multiplexed on C32 (λ2) & C36 
(λ1), spatially switched as a WDM bus from a single source through the MZI switch, and 
can be arbitrarily dropped from the two drop ports on the microring demultiplexer. The 
microrings on the demultiplexer are arbitrarily tuned from 1545nm to 1560nm by 
applying voltages to integrated heaters with efficiency of ~350mV/nm. Additional low-
transient time EDFAs are used to ensure semi-equalized power on all output ports around 
-13dBm±3dBm when the SiPh are tuned. 
Optical modulation and reception is accomplished using off-the-shelf components. 
This includes LiNbO3 modulators, semiconductor photoreceivers, and CMOS limiting 
amplifiers for high-speed signal gain to match the voltage standards on the electrical 
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receiver interfaces. Four FPGA-based ONIPs are programmed on Stratix V-based 
development boards using hardware description language (HDL), firmware (C), and 
controlled with external network commands accepted via Ethernet from a host PC (C++). 
These are established as two as TX nodes and two as RX nodes. On each TX, two 
channels of 10-Gb/s data are transmitted and modulated individually on each injected 
wavelength before multiplexing. On each RX, the two demultiplexed wavelengths 
carrying 10-Gb/s data are received on individual electrical receivers. Resulting 10-Gb/s 
data links are defined by VHDL code that is identical across all nodes, and each node is 
 
Figure 4.34: Experimental setup configured around a 4x4 MZI-based broadband switch 
connected to a 1x8 microring demultiplexer to emulate a larger SiPh multi-layer network. 
Four optical network interface FPGAs subscribe to the network—two TX sources and two RX 
destinations—with one optical network interface controller FPGA, all of which are arbitrated 
over a lightweight MAC-routed Ethernet protocol. Voltage amplification is required to drive 
microring devices using FPGA-connected DACs; current amplification is required to drive 
MZI devices using FPGA-connected DACs. 
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individualized as a TX or RX using C-based firmware. This individualization allows for 
network commands to control each node in a distributed fashion.  
The four injected TX channels across source A-TX and B-TX could be reconfigured 
to sixteen possible destinations using a combination of spatial switching and wavelength 
routing. These functions are enabled by programmable, centralized actuation of the SiPh 
devices. In this configuration, the first microring on the demultiplexer is always 
connected to RX1 on either A-RX or B-RX, and the seventh microring on the 
demultiplexer is always connected to RX2 on either A-RX or B-RX. A single switch 
controller FPGA is implemented on a Stratix IV-based development board with daughter 
cards for DACs and ADCs. The DACs on this switch controller are used to control MZIs 
and microrings. Current amplification is required for the integrated P-I-N junctions on the 
MZIs, while voltage amplification is required to tune the integrated heaters on the 
microrings. 
 Experimental Approach to Establishing Network Path Awareness 4.8.2
The multi-faceted nature of the SiPh spatial switching combined with wavelength routing 
calls for some mechanism to determine the operating conditions for all possible 
configurations. In previous work this was accomplished by arbitrating links to measure 
BER while simultaneously applying varying tuning voltages to the SiPh elements via 
DACs [119]. This method can be circumvented if integrated photodiodes are available for 
power monitoring. In this way, power is monitored on ADCs to determine peak optical 
output for all network paths. Furthermore, a network of SiPh links might consist of 
several SiPh elements that are not collocated. Optimal device tuning parameters then 
could be locally established to ensure maximum optical power for all configurations prior 
to data testing. Additionally, high-speed receivers may not be present at any point in a 
distributed SiPh link other than at the end destination. Optical power monitoring can be 
performed on a small portion of the optical signal so long as the tapped power is 
acceptable for the optical link budget.  
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To emulate SiPh elements that require power-monitoring-based parametric tuning, 
high-speed receivers shown in the testbed in Fig. 4.34 are replaced with 100-kHz small-
signal bandwidth power monitoring photodiodes. These power monitors are used 
separately for the MZI switch and the microring router to characterize the usable 
operating states required for this work. ADCs connected to the FPGA switch controller 
are connected to these photodiodes so that the operating parameters of both the MZI 
switching and microring router can be collected in a closed-loop fashion. Valid operating 
voltages applied via the DACs are subsequently stored for future dynamic switching 
operation. 
The MZI switch used here is in a 4x4 Benes topology consisting of three stages of 
MZIs with two MZIs in each stage. The two arms of each MZI have integrated heaters 
and P-I-N diodes, which are capable of microsecond-scale thermal switching and 
nanosecond-scale electro-optic switching. A total of 4! = 24 configurations of the full 4x4 
switch IO can be achieved. Four possible tuning mechanisms for a single MZI 
compounded the complexity of multiple switch states because many of the 24 states can 
be achieved with different combined thermal and electro-optic tuning parameters across 
the six MZIs. For this work, we simplify the characterization of the 4x4 switch by only 
using one P-I-N tuning per MZI, as shown in Fig. 4.35. By placing power on two distinct 
inputs of the switch, iterative voltage tuning of each MZI element is done to identify  
“bar” and “cross” states. While these states can be viewed as suboptimal, they are 
sufficient to operate the 4x4 MZI switch as a 2x2 switching element. Switching the P-I-N 
bias of just one MZI achieves 10dB of extinction between two output switching ports.  
The 1x8 microring demultiplexer/router used here contains eight microring 
resonators, with varying radii around 7.5 µm intended to allow for ambient resonances in 
the C-band. For this work, the first (R1) and seventh  (R2) microrings on the bus 
waveguide were used to select and route the two injected CW wavelengths carrying 10-
Gb/s data. The voltage tuning characteristics for these microrings and the two possible 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




routing states corresponding to {R1(λ1), R2(λ2)} and {R1(λ2), R2(λ1)} are shown in Fig. 
4.36. 
Once awareness of network paths was established in this closed-loop power 
monitoring fashion, eye diagrams were collected for each configuration. These are 
collected with static voltages applied to the SiPh devices in each possible configuration 
from the switch controller FPGA, as depicted in Fig. 4.37. The basic operations of all 
configurations in the system are first verified statically with clear and open eye diagrams 
measured on a digital signal analyzer. Each configuration sets the emulated 2x2 space 
 
Figure 4.35: 4x4 MZI Benes switching characteristics according to P-I-N tuning voltage 
versus output power for inputs on input port 1 (I1) and input port 2 (I2) and all outputs (O1, 
O2, O3, O4). Optical paths through all six MZIs are shown with 2x2 switching emulated using 
inputs on I1 and I3 and outputs on O1 and O3.  
 
 
Figure 4.36: 1x8 microring routing characteristics of integrated heater tuning voltages versus 
output power for the first (R1) and seventh (R7) microring drop ports on the bus. Wavelength 
of interest used to achieve the two routing configurations shown are λ1=1548.51 nm and 
λ2=1551.72 nm. 
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switch in either “bar” or “cross” and the emulated 1x2 wavelength router in its two 
routing modes. Small variations observed in eye openings and cross points are due to 
differences in both the optical path and the hardware used for the O/E receiver chain 
conversions. In terms of optical path, path-dependent insertion loss due to traversing 
differing number of SiPh elements (depending on the configuration) yields optical power  
levels ranging in approximately 5dB prior to the EDFAs in the receiver path. These 
EDFAs are configured to provide constant output power when possible. However, small 
variations are still observable around -13dBm±3dBm according to differing input power, 
which translates to inconsistencies in the characteristics of each eye diagram. In terms of 
electronic receiver chain hardware, one type of the limiting amplifiers is used on all RX1 
paths and another is used on all RX2 paths. RX1 path limiting amplifiers are capable of 
higher gain and better frequency response (3dB cutoff around 12.5GHz), while RX2 path 
limiting amplifiers have poorer performance (3dB cutoff around 10.3GHz).  
 
 Experimental Switching Results 4.8.3
With network awareness established for all configurations, programmable link 
setup/synchronization and BER collection is possible. Arbitration programming is used to 
demonstrate active network path switching functionality. Out-of-band arbitration 
packets—sent via Ethernet—are used to simultaneously control A-TX, B-TX, A-RX, B-
 
Figure 4.37: Received eye diagrams for all SiPh network configurations on MZI-switched 
spatial paths and microring-routed wavelength channels. 
 
4. SUBSYSTEMS FOR SETUP, SYNCHRONIZATION, AND 




RX, and the FPGA switch controller to command the 10-Gb/s link negotiation process 
and SiPh switching element actuation. Prior to measuring the success of high-speed link 
negotiation, the characteristics of fast SiPh switching are measured as shown in Fig. 4.38. 
For each configuration, the arbitration programming is used to set 120 ms of active 
switching period. Both possible MZI-based switching configurations toggle in the 120ms 
period, and any output will experience 60 ms within which a valid channel can be 
established. Fig. 4.38(a) depicts the FPGA-controlled MZI switching performance prior 
to EDFA amplification for both possible switching outputs with only one switching input, 
simultaneously. Output power is measured without injected data on 100kHz photodiodes. 
A 450 ns optical rise time and 225 ns optical fall time correspond to bandwidth 
limitations in the current amplification required to drive the SiPh MZI switch with 
FPGA-controlled DACs. Fig. 4.38(b) shows output power measured after the full SiPh 
switching path, with A-RX1 & A-RX2 and B-RX1 & B-RX2 paths shown 
simultaneously. A 5ms settling time is observable after the path reaches nominal output 
power due to transient effects of the EDFA placed between the SiPh MZI and SiPh 
microrings. Fig. 4.38(c) shows a 15 µs rise time when switching only the microring 
devices (without the MZI), and a 450 ns rise time when switching only the MZI devices. 
Fig. 4.38(d) shows the combined response of switching the MZI and microring devices 
during the 120 ms toggling period. The apparent pulse shape found in the beginning of 
the 20µs settling time is due to a lack of synchronicity—approximately 5 µs—between 
the DACs actuating the MZI devices and the DACs actuating the microring devices. 
Although the arbitration packet sent on the out-of-band network contains all 
configuration values to change the MZI and microring devices, these values are not 
necessarily loaded into the registers controlling the DACs simultaneously. This is 
because of the time required to parse the Ethernet packet in the full hardware-software 
integration stack on the ONIP switch controller. If these registers were loaded to the 
DACs at exactly the same time, the combined response would exhibit the same settling 
characteristic of the microring-only tuning in Fig. 4.38(c). However, in a system where 
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not all device tuning is controlled by the same central hardware and logic, the response 
shown in Fig. 4.38(d) is realistic. 
In the same 120 ms switching period, arbitration programming is used to control 
source-destination TX-RX links. Quality of data transmission and the time required to 
synchronize and arbitrate the links is measured. The various TX-RX configurations 
 
Figure 4.38: Optical switching characteristics of a SiPh networking consisting of a MZI-based 
switch and microring-based wavelength router; (a) switching performance of the MZI-based 
switch for an active switching period of 60ms measured on two outputs, with 450ns rise time 
and 225ns fall time transient chaarcteristics; (b) switching performance of the combined MZI-
based and microring-based devices, with 5ms of observable settling time due to EDFA 
transients; (c) 15µs of settling transient due to only reconfiguring the microring-based router 
and 450ns of only reconfiguring the MZI-based switch; (d) combined MZI and microring 
switching transients on the order of 20µs due to microring settling time and lack of 
synchronicity between programmable reconfiguration of the MZI and microring elements. 
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shown in Fig. 4.39 are established by always switching both MZI and microring elements 
before establishing a link. In this way, the full transients offered by optical switching are 
experienced by the link layer setup. Fig. 4.39 shows the measured errors for various 
iterations of switching between network configuration states. The BER sampling period 
corresponds to the time for which PRBS data is transmitted, received, and measured for 
quality. It is varied randomly from 100 µs to 10 ms in the 60 ms valid channel time to 
emulate fast and dynamic network switching. These variations in sample time correspond 
to data transfers ranging from 106 bits to 108 bits. Faster switching (smaller sample 
period) is not possible in this testbed due to limitations in latency of software control. 
However, replacing C++ arbitration programming with streamlined instruction set 
programming could accelerate switching speed.  
Fig. 4.40 shows BER measurements at each receiver interface after synchronization 
and arbitration. For receivers exhibiting several thousand errors in a single iteration as 
shown in Fig. 4.39, the corresponding spread in BER at that receiver is larger than 
receivers that either did not see errors or only saw a small number of errors. Differences 
in BER performance between receivers are due to the path-dependent nature of the SiPh 
 
Figure 4.39: Received errors across SiPh network configurations corresponding to the transmit 
and receive interfaces A-TX, B-TX, A-RX, and B-RX. Switching from a previously random 
network configuration and establishing a transceiver link on the current configuration achieve 
individual iterations. Errors are measured on two receivers each simultaneously receiving a 
demultiplexed wavelength channel (RX1 & RX2).  
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network. These differences are further exacerbated by variations in EDFA gain tuning 
profiles, high-speed photodiode sensitivities, and limiting amplifier characteristics. Each 
receiver was tuned to receive approximately -13dBm on average from its respective 
EDFAs. However, path-dependent output power may have caused received power to drop 
below these values, negatively impacting BER. Some link configurations are capable of 
100% error-free performance (0 received errors). It is observed that in general, the 
performance of RX1 interfaces perform better than RX2 interfaces for each RX node. 
This is consistent with higher performing limiting amplifier bandwidth characteristics. 
Although differences in BER performance exist between configurations, the spread in 
BER for a single receiver is consistent within one order of magnitude or less. It should be 
noted that this small spread indicates that larger variations in received errors in Fig. 4.39 
do not correspond to varying quality on the link. Instead, it confirms varying number of 
transmitted bits at nearly the same BER for all iterations. Spread in BER is likely due to 
fluctuations in optical power at the RX due to switching. These fluctuations can be 
mitigated using closed-loop control systems, which should be implemented in a free-
running fashion below the software-level of the hardware-software integrated system to 
reduce latencies involved with establishing the link. 
The average latencies of link setup times were measured for all configurations, as 
depicted in Fig. 4.41. These latencies include link setup and synchronization, as well as 
out-of-band link arbitration. The average link synchronization time is due to setup of 
CDR components of the TX and RX portions of the link and RX framing of the received 
data. Synchronization time ranges from approximately 130 µs to 190 µs on average 
across all links. Similarly, the average standard deviation of link synchronization time 
across all links ranges from 35 µs to 60 µs. Average link arbitration time is the time 
required for an out-of-band message to be communicated from the RX to the source TX 
to confirm successful synchronization and to initiate data transfer. Arbitration time is 
consistently ~20 µs on average across all links, with standard deviation no more than 5 
µs.  
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Variations in synchronization time indicate that for the links established in this SiPh 
network, there must be a tolerable range of variation that can contribute to the overall link 
setup time. A standard deviation in synchronization time is even measured for links that 
exhibited zero bit errors for all measured iteration as shown in Fig. 4.39. This likely 
indicates that any variation in synchronization time is inherent to the electronic 
transceiver architecture and not due to errors in bit delivery or variations in the SiPh 
 
Figure 4.40: BER characteristics of all possible switching configurations post-dynamic 
switching, with data transmitted at 10-Gb/s per channel varying from 100µs to 10ms of 
transmission time. 
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network quality. Furthermore, the same packets are being sent to configure the SiPh 
network as are used arbitrate the links. Since these arbitration packets exhibit very little 
time variation, it is that much more unlikely that SiPh switch setup times contribute to 
synchronization time variations. 
Even in a silicon photonic network with poorly optimized electronic transceivers and 
path-dependence in the photonic architecture, consistent and reliable data delivery can be 
established and accelerated using out-of-band arbitration. In the case of establishing a 
reliable uni-directional link in this architecture without out-of-band arbitration, a 
secondary optical link must be established in the opposite direction with in-band 
communicated arbitration information. However, using out-of-band arbitration: in the 
lower limit of synchronization time variation, the speedup of establishing a reliable uni-
 
Figure 4.41: Average synchronization time and arbitration time for all network configuration 
links. Standard deviations for these synchronization and arbitration times are shown for the 
iterations demonstrated in Fig. 4.39. 
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directional link is 130µs ÷ 20µs = 6.5×. Similarly, the upper limit offers a 10× speedup. 
In this work, the link synchronization times are measured on a timescale much larger than 
the MZI and microring setup transients, thereby motivating the need for highly optimized 
electronic IOs connected to photonic architectures. These could be achieved with 
optimized ASIC architectures. It is nonetheless important to highlight the fact that such 
synchronization optimization would not amortize the SiPh device setup transients. In this 
work, these SiPh device transients are on the same timescale as the arbitration time for a 
single link.  
In an architecture where SiPh transients remain unchanged, but arbitration or both 
arbitration and synchronization times can be reduced, out-of-band arbitration will still 
offer a reliable speedup. This is because of the reduced latency for reliable link setup. 
This demonstration thereby appropriately highlights the benefits for out-of-band 
arbitration on optimized network IO utilization in a SiPh network architecture. To ensure 
the potential for compute speedup when introducing SiPh devices in the network 
architecture, however, it is necessary for all transients and latencies to be reduced as 
much as possible. 
 Conclusion 4.9
This chapter presents original work on hardware-software integration of SiPh network 
actuation and link layer control. It is accomplished using a unified optical network 
interface platform (ONIP) enabled by FPGAs.  
The decline of Moore’s Law and Dennard’s scaling rule motivate the use of 
transparent silicon photonic links to at least partially flatten high performance networks. 
SiPh devices meet the need for very flexible and dynamic high-speed IOs, but control and 
arbitration of the SiPh network between these IOs is not straightforward. While the 
highly scalable SiPh microring-based switching architecture successfully demonstrates 
and motivates the advantages of ubiquitous SiPh subsystems, it exemplifies the 
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difficulties for SiPh insertion. These difficulties include not only control complexity, but 
also physical integration such electronic-photonic packaging.  
The challenges due to SiPh device setup transients and link layer effects further 
exacerbate difficulties for SiPh insertion. The ONIP shown here immediately works to 
alleviate concerns related to fully integrated insertion, and highlights the ability for 
successful end-to-end operation. Two hardware-software integrated network control 
scenarios are shown: 1) a purely wavelength-routed topology and 2) a combined spatial-
switching and wavelength-routed topology. These scenarios offer demonstrations of all 
measures required to ensure reliable operation of dynamically reconfigurable links on a 
SiPh network. Fully functionalized IOs with optimized link layer control and SiPh device 
control offer unparalleled opportunity in high performance computing networks. Flexible 
bandwidth steering can be used to attain major performance speedup. While full SiPh 
insertion will require some re-architecting of current networks, the out-of-band 
arbitration approach used to accelerate link availability shown in this work can take 
advantage of existing electronic architectures. 
The ONIP’s full hardware-software integration stack exists such that is agnostic to the 
physical layer operation of the underlying SiPh devices/subsystems. The functionalities 
offered by this platform can scale to very large systems, so long as all of the appropriate 
hardware and software interfaces are readily available. This is a non-issue with the 
proliferation of readily programmable embedded hardware. Since the ONIP was 
implemented using commodity hardware and straightforward software, it lends to 
optimized ASIC implementation. An ASIC implementation could further reduce many 
facets of the measured latencies in this work. This additionally offers to reduce the 
electrical component footprint and power consumption, and can improve performance by 





Chapter 5  
CONCLUSION 
 Summary of Contribution 5.1
The work in this dissertation highlights the engineering challenges associated with 
subsystem and system deployment of silicon photonic devices. Manufacturing 
ecosystems for silicon photonics and high performance interconnect systems are 
explored. The author pursued involvement in developing a silicon photonics ecosystem to 
extend the silicon photonics platform. This involvement included conceptualization of 
“design for test,” which is now being adopted by the American Institute for 
Manufacturing Integrated Photonics (AIM Photonics). The author developed and 
demonstrated components for silicon photonic hardware-software integration enabled by 
a silicon photonic ecosystem. One component was a prototypical electronic-photonic 
chip-packaging platform through involvement with AIM Photonics. Another component 
was a physical layer closed-loop control system using FPGAs with the ability to 
functionalize turn-key stability control to abstracted network capabilities. The last 
component was an FPGA-based optical network interface platform, with full hardware-
software integration of silicon photonic device actuation and link layer control. These 
tools were embodied in several experimental implementations, showing the efficacy of 
hardware-software integrated solutions specifically for high performance data delivery.  
The hardware-software integration platform, while developed and demonstrated for 
interconnection networks, offers clearly translatable system-level concepts to realize the 
advantages of silicon photonic technologies more broadly. Standard hardware and 
software interfaces to silicon photonic devices must generally adhere to subsystem and 
system behaviors. In this way emerging devices devices/circuits/subsystems can be 
architected to function and deliver their aforementioned performance benefits at the 
system level. Providing these performance benefits with appropriate architecture around 





silicon device complexity together with abstraction and control mechanisms is perhaps 
the key to widespread commercial adoption. 
 Recommendation for Future Work 5.2
Several efforts should be pursued as a follow-up to the fundamental work developed 
here: 
• Further exploration of silicon photonic test structure layouts for use in wafer-
scale and chip-scale test. 
• The hardware-software integration principles shown here—packaging, 
hardware control, firmware abstraction, and software control—should be 
utilized as an exploration tool for silicon photonic applications other than high 
performance interconnects. 
• A full optical network interface platform using FPGA with simple control of 
DACs, high-speed serial links, and various other peripherals was demonstrated. 
An FPGA control system showing sophisticated control and monitoring of 
DACs and ADCs placed around silicon photonic microrings was also shown. 
Further work should be done to integrate these two systems so that full closed-
loop actuation and control occurs when link-layer control is being utilized.  
• The out-of-band arbitration concepts should be explored for very large 
computing interconnect architectures, especially in terms of appropriate 
insertion of distributed and centralized control accordingly. The ability to 
group arbitration of several links into single arbitration commands should also 
be explored in accordance with link groupings in high performance 
architectures such as Dragonfly [120].  
• Additionally, the out-of-band arbitration concepts should be explored for even 
more lightweight electronic routed connections, such as SPI, I2C, or other low-
speed embedded electronics buses.  





• Error detection and correction codes such as those used to implement forward-
error correction (FEC) should be implemented to realize uni-directional 
reliability of data when arbitration is no longer a reasonable option. 
• The FPGA optical network interface platform shown here lends to full 
electronic-photonic integration—an ASIC design with a programmable 
electronic architecture for control of a photonic architecture should be pursued 
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